Loop-based interconnect modeling and optimization approach for multi-GHz clock network design

Xuejue Huang, Phillip Restle, Thomas Bucelot, Yu Cao, Tsu Jae King

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

4 Scopus citations

Fingerprint

Dive into the research topics of 'Loop-based interconnect modeling and optimization approach for multi-GHz clock network design'. Together they form a unique fingerprint.

Engineering & Materials Science