Loop-based interconnect modeling and optimization approach for multi-GHz clock network design

Xuejue Huang, Phillip Restle, Thomas Bucelot, Yu Cao, Tsu Jae King

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

An efficient loop-based interconnect modeling methodology is proposed for multi-GHz clock network design. High frequency effects, including inductance and proximity effects are captured. The results are validated through comparisons with electromagnetic simulations and measured data taken from a Power4 chip.

Original languageEnglish (US)
Title of host publicationProceedings of the Custom Integrated Circuits Conference
Pages19-22
Number of pages4
StatePublished - 2002
Externally publishedYes
EventIEEE 2002 Custom Integrated Circuits Conference - Orlando, FL, United States
Duration: May 12 2002May 15 2002

Other

OtherIEEE 2002 Custom Integrated Circuits Conference
CountryUnited States
CityOrlando, FL
Period5/12/025/15/02

Fingerprint

Inductance
Clocks

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Huang, X., Restle, P., Bucelot, T., Cao, Y., & King, T. J. (2002). Loop-based interconnect modeling and optimization approach for multi-GHz clock network design. In Proceedings of the Custom Integrated Circuits Conference (pp. 19-22)

Loop-based interconnect modeling and optimization approach for multi-GHz clock network design. / Huang, Xuejue; Restle, Phillip; Bucelot, Thomas; Cao, Yu; King, Tsu Jae.

Proceedings of the Custom Integrated Circuits Conference. 2002. p. 19-22.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Huang, X, Restle, P, Bucelot, T, Cao, Y & King, TJ 2002, Loop-based interconnect modeling and optimization approach for multi-GHz clock network design. in Proceedings of the Custom Integrated Circuits Conference. pp. 19-22, IEEE 2002 Custom Integrated Circuits Conference, Orlando, FL, United States, 5/12/02.
Huang X, Restle P, Bucelot T, Cao Y, King TJ. Loop-based interconnect modeling and optimization approach for multi-GHz clock network design. In Proceedings of the Custom Integrated Circuits Conference. 2002. p. 19-22
Huang, Xuejue ; Restle, Phillip ; Bucelot, Thomas ; Cao, Yu ; King, Tsu Jae. / Loop-based interconnect modeling and optimization approach for multi-GHz clock network design. Proceedings of the Custom Integrated Circuits Conference. 2002. pp. 19-22
@inproceedings{d64c60caeed645b18e81a8732015b819,
title = "Loop-based interconnect modeling and optimization approach for multi-GHz clock network design",
abstract = "An efficient loop-based interconnect modeling methodology is proposed for multi-GHz clock network design. High frequency effects, including inductance and proximity effects are captured. The results are validated through comparisons with electromagnetic simulations and measured data taken from a Power4 chip.",
author = "Xuejue Huang and Phillip Restle and Thomas Bucelot and Yu Cao and King, {Tsu Jae}",
year = "2002",
language = "English (US)",
pages = "19--22",
booktitle = "Proceedings of the Custom Integrated Circuits Conference",

}

TY - GEN

T1 - Loop-based interconnect modeling and optimization approach for multi-GHz clock network design

AU - Huang, Xuejue

AU - Restle, Phillip

AU - Bucelot, Thomas

AU - Cao, Yu

AU - King, Tsu Jae

PY - 2002

Y1 - 2002

N2 - An efficient loop-based interconnect modeling methodology is proposed for multi-GHz clock network design. High frequency effects, including inductance and proximity effects are captured. The results are validated through comparisons with electromagnetic simulations and measured data taken from a Power4 chip.

AB - An efficient loop-based interconnect modeling methodology is proposed for multi-GHz clock network design. High frequency effects, including inductance and proximity effects are captured. The results are validated through comparisons with electromagnetic simulations and measured data taken from a Power4 chip.

UR - http://www.scopus.com/inward/record.url?scp=0036045268&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036045268&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0036045268

SP - 19

EP - 22

BT - Proceedings of the Custom Integrated Circuits Conference

ER -