Large-scale broadband parasitic extraction for fast layout verification of 3D RF and mixed-signal on-chip structures

Feng Ling, Vladimir Qkhmatovski, Warren Harris, Stephen McCracken, Enis Dengi

Research output: Contribution to journalConference article

3 Citations (Scopus)

Abstract

In this paper, a methodology for efficient parasitic extraction and verification flow for the large scale fragments of the RF and mixed-signal ASIC is presented. The usage of a multi-plane precorrected-FFT (PFFT) computational engine enables the full-wave electromagnetic (EM) simulation of the critical nets. The broadband capability of the EM solver is provided through the loop-tree/charge implementation of the PFFT algorithm allowing for numerically efficient and robust full-wave modeling from DC to microwaves. The EM verification flow is integrated seamlessly within the Cadence environment. Thus, the network parameters for the distributed 3D integrated passives obtained with electromagnetic accuracy can be back-annotated to the corresponding schematic for subsequent non-linear circuit simulation of the entire device. The capability and the accuracy of the proposed methodology is demonstrated through EM simulation results for an individual on-chip spiral inductor as well as the Gilbert cell mixer.

Original languageEnglish (US)
Pages (from-to)1399-1402
Number of pages4
JournalIEEE MTT-S International Microwave Symposium Digest
Volume3
StatePublished - Sep 29 2004
Externally publishedYes
Event2004 IEEE MITT-S International Microwave Symposium Digest - Fort Worth, TX, United States
Duration: Jun 6 2004Jun 11 2004

Fingerprint

Fast Fourier transforms
layouts
chips
electromagnetism
broadband
Circuit simulation
fast Fourier transformations
Schematic diagrams
Application specific integrated circuits
Electromagnetic waves
Microwaves
methodology
Engines
simulation
application specific integrated circuits
circuit diagrams
inductors
engines
electromagnetic radiation
direct current

Keywords

  • ASIC modeling
  • Fast EM solver
  • Mixer
  • Multi-plane PFFTt
  • Parasitic extraction
  • Spiral inductor

ASJC Scopus subject areas

  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Cite this

Large-scale broadband parasitic extraction for fast layout verification of 3D RF and mixed-signal on-chip structures. / Ling, Feng; Qkhmatovski, Vladimir; Harris, Warren; McCracken, Stephen; Dengi, Enis.

In: IEEE MTT-S International Microwave Symposium Digest, Vol. 3, 29.09.2004, p. 1399-1402.

Research output: Contribution to journalConference article

Ling, Feng ; Qkhmatovski, Vladimir ; Harris, Warren ; McCracken, Stephen ; Dengi, Enis. / Large-scale broadband parasitic extraction for fast layout verification of 3D RF and mixed-signal on-chip structures. In: IEEE MTT-S International Microwave Symposium Digest. 2004 ; Vol. 3. pp. 1399-1402.
@article{c3ca3eccf8cb42a782fbcb54f57a5d46,
title = "Large-scale broadband parasitic extraction for fast layout verification of 3D RF and mixed-signal on-chip structures",
abstract = "In this paper, a methodology for efficient parasitic extraction and verification flow for the large scale fragments of the RF and mixed-signal ASIC is presented. The usage of a multi-plane precorrected-FFT (PFFT) computational engine enables the full-wave electromagnetic (EM) simulation of the critical nets. The broadband capability of the EM solver is provided through the loop-tree/charge implementation of the PFFT algorithm allowing for numerically efficient and robust full-wave modeling from DC to microwaves. The EM verification flow is integrated seamlessly within the Cadence environment. Thus, the network parameters for the distributed 3D integrated passives obtained with electromagnetic accuracy can be back-annotated to the corresponding schematic for subsequent non-linear circuit simulation of the entire device. The capability and the accuracy of the proposed methodology is demonstrated through EM simulation results for an individual on-chip spiral inductor as well as the Gilbert cell mixer.",
keywords = "ASIC modeling, Fast EM solver, Mixer, Multi-plane PFFTt, Parasitic extraction, Spiral inductor",
author = "Feng Ling and Vladimir Qkhmatovski and Warren Harris and Stephen McCracken and Enis Dengi",
year = "2004",
month = "9",
day = "29",
language = "English (US)",
volume = "3",
pages = "1399--1402",
journal = "IEEE MTT-S International Microwave Symposium Digest",
issn = "0149-645X",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - Large-scale broadband parasitic extraction for fast layout verification of 3D RF and mixed-signal on-chip structures

AU - Ling, Feng

AU - Qkhmatovski, Vladimir

AU - Harris, Warren

AU - McCracken, Stephen

AU - Dengi, Enis

PY - 2004/9/29

Y1 - 2004/9/29

N2 - In this paper, a methodology for efficient parasitic extraction and verification flow for the large scale fragments of the RF and mixed-signal ASIC is presented. The usage of a multi-plane precorrected-FFT (PFFT) computational engine enables the full-wave electromagnetic (EM) simulation of the critical nets. The broadband capability of the EM solver is provided through the loop-tree/charge implementation of the PFFT algorithm allowing for numerically efficient and robust full-wave modeling from DC to microwaves. The EM verification flow is integrated seamlessly within the Cadence environment. Thus, the network parameters for the distributed 3D integrated passives obtained with electromagnetic accuracy can be back-annotated to the corresponding schematic for subsequent non-linear circuit simulation of the entire device. The capability and the accuracy of the proposed methodology is demonstrated through EM simulation results for an individual on-chip spiral inductor as well as the Gilbert cell mixer.

AB - In this paper, a methodology for efficient parasitic extraction and verification flow for the large scale fragments of the RF and mixed-signal ASIC is presented. The usage of a multi-plane precorrected-FFT (PFFT) computational engine enables the full-wave electromagnetic (EM) simulation of the critical nets. The broadband capability of the EM solver is provided through the loop-tree/charge implementation of the PFFT algorithm allowing for numerically efficient and robust full-wave modeling from DC to microwaves. The EM verification flow is integrated seamlessly within the Cadence environment. Thus, the network parameters for the distributed 3D integrated passives obtained with electromagnetic accuracy can be back-annotated to the corresponding schematic for subsequent non-linear circuit simulation of the entire device. The capability and the accuracy of the proposed methodology is demonstrated through EM simulation results for an individual on-chip spiral inductor as well as the Gilbert cell mixer.

KW - ASIC modeling

KW - Fast EM solver

KW - Mixer

KW - Multi-plane PFFTt

KW - Parasitic extraction

KW - Spiral inductor

UR - http://www.scopus.com/inward/record.url?scp=4544234658&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=4544234658&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:4544234658

VL - 3

SP - 1399

EP - 1402

JO - IEEE MTT-S International Microwave Symposium Digest

JF - IEEE MTT-S International Microwave Symposium Digest

SN - 0149-645X

ER -