ISIS

A genetic algorithm based technique for custom on-chip interconnection network synthesis

Krishnan Srinivasan, Karam S. Chatha

Research output: Chapter in Book/Report/Conference proceedingConference contribution

39 Citations (Scopus)

Abstract

On-chip packet switched interconnection networks (or Network-on-chip (NoC)) have been proposed as a solution to the communication challenges of System-on-chip (SoC) design in the nanoscale regime. SoC design offers the opportunity for incorporating custom NoC architectures that are more suitable for a particular application, and do not necessarily conform to regular topologies. This paper presents ISIS, a novel genetic algorithm (GA) based technique for custom NoC synthesis that optimizes both the power consumption and area of the design subject to the performance constraints, and generates a custom NoC topology and mapping of the communication traces on the architecture. ISIS solves a multi-objective optimization problem by minimizing a cost function expressed as a linear combination of the cost incurred due to power consumption and area. We present a detailed analysis of the quality of the results and the solution times of the proposed technique by extensive experimentation with realistic benchmarks and comparisons with optimal MILP solutions.

Original languageEnglish (US)
Title of host publicationProceedings of the IEEE International Conference on VLSI Design
Pages623-628
Number of pages6
DOIs
StatePublished - 2005
Event18th International Conference on VLSI Design: Power Aware Design of VLSI Systems - Kolkata, India
Duration: Jan 3 2005Jan 7 2005

Other

Other18th International Conference on VLSI Design: Power Aware Design of VLSI Systems
CountryIndia
CityKolkata
Period1/3/051/7/05

Fingerprint

Genetic algorithms
Electric power utilization
Topology
Communication
Switching networks
Multiobjective optimization
Cost functions
Network-on-chip
Costs
System-on-chip

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Srinivasan, K., & Chatha, K. S. (2005). ISIS: A genetic algorithm based technique for custom on-chip interconnection network synthesis. In Proceedings of the IEEE International Conference on VLSI Design (pp. 623-628) https://doi.org/10.1109/ICVD.2005.113

ISIS : A genetic algorithm based technique for custom on-chip interconnection network synthesis. / Srinivasan, Krishnan; Chatha, Karam S.

Proceedings of the IEEE International Conference on VLSI Design. 2005. p. 623-628.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Srinivasan, K & Chatha, KS 2005, ISIS: A genetic algorithm based technique for custom on-chip interconnection network synthesis. in Proceedings of the IEEE International Conference on VLSI Design. pp. 623-628, 18th International Conference on VLSI Design: Power Aware Design of VLSI Systems, Kolkata, India, 1/3/05. https://doi.org/10.1109/ICVD.2005.113
Srinivasan K, Chatha KS. ISIS: A genetic algorithm based technique for custom on-chip interconnection network synthesis. In Proceedings of the IEEE International Conference on VLSI Design. 2005. p. 623-628 https://doi.org/10.1109/ICVD.2005.113
Srinivasan, Krishnan ; Chatha, Karam S. / ISIS : A genetic algorithm based technique for custom on-chip interconnection network synthesis. Proceedings of the IEEE International Conference on VLSI Design. 2005. pp. 623-628
@inproceedings{ee42006f706d406dbf3dadc6243eb50a,
title = "ISIS: A genetic algorithm based technique for custom on-chip interconnection network synthesis",
abstract = "On-chip packet switched interconnection networks (or Network-on-chip (NoC)) have been proposed as a solution to the communication challenges of System-on-chip (SoC) design in the nanoscale regime. SoC design offers the opportunity for incorporating custom NoC architectures that are more suitable for a particular application, and do not necessarily conform to regular topologies. This paper presents ISIS, a novel genetic algorithm (GA) based technique for custom NoC synthesis that optimizes both the power consumption and area of the design subject to the performance constraints, and generates a custom NoC topology and mapping of the communication traces on the architecture. ISIS solves a multi-objective optimization problem by minimizing a cost function expressed as a linear combination of the cost incurred due to power consumption and area. We present a detailed analysis of the quality of the results and the solution times of the proposed technique by extensive experimentation with realistic benchmarks and comparisons with optimal MILP solutions.",
author = "Krishnan Srinivasan and Chatha, {Karam S.}",
year = "2005",
doi = "10.1109/ICVD.2005.113",
language = "English (US)",
isbn = "0769522645",
pages = "623--628",
booktitle = "Proceedings of the IEEE International Conference on VLSI Design",

}

TY - GEN

T1 - ISIS

T2 - A genetic algorithm based technique for custom on-chip interconnection network synthesis

AU - Srinivasan, Krishnan

AU - Chatha, Karam S.

PY - 2005

Y1 - 2005

N2 - On-chip packet switched interconnection networks (or Network-on-chip (NoC)) have been proposed as a solution to the communication challenges of System-on-chip (SoC) design in the nanoscale regime. SoC design offers the opportunity for incorporating custom NoC architectures that are more suitable for a particular application, and do not necessarily conform to regular topologies. This paper presents ISIS, a novel genetic algorithm (GA) based technique for custom NoC synthesis that optimizes both the power consumption and area of the design subject to the performance constraints, and generates a custom NoC topology and mapping of the communication traces on the architecture. ISIS solves a multi-objective optimization problem by minimizing a cost function expressed as a linear combination of the cost incurred due to power consumption and area. We present a detailed analysis of the quality of the results and the solution times of the proposed technique by extensive experimentation with realistic benchmarks and comparisons with optimal MILP solutions.

AB - On-chip packet switched interconnection networks (or Network-on-chip (NoC)) have been proposed as a solution to the communication challenges of System-on-chip (SoC) design in the nanoscale regime. SoC design offers the opportunity for incorporating custom NoC architectures that are more suitable for a particular application, and do not necessarily conform to regular topologies. This paper presents ISIS, a novel genetic algorithm (GA) based technique for custom NoC synthesis that optimizes both the power consumption and area of the design subject to the performance constraints, and generates a custom NoC topology and mapping of the communication traces on the architecture. ISIS solves a multi-objective optimization problem by minimizing a cost function expressed as a linear combination of the cost incurred due to power consumption and area. We present a detailed analysis of the quality of the results and the solution times of the proposed technique by extensive experimentation with realistic benchmarks and comparisons with optimal MILP solutions.

UR - http://www.scopus.com/inward/record.url?scp=27944442417&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=27944442417&partnerID=8YFLogxK

U2 - 10.1109/ICVD.2005.113

DO - 10.1109/ICVD.2005.113

M3 - Conference contribution

SN - 0769522645

SP - 623

EP - 628

BT - Proceedings of the IEEE International Conference on VLSI Design

ER -