Abstract

In this paper, the susceptibility of oxide-based resistive switching random memory (RRAM) to heavy ion strikes is investigated. A physics-based SPICE model calibrated with HfOx RRAM is employed for circuit and array-level simulations. The RRAM state-flipping is attributed to the transient photocurrents at neighboring transistors. Single-bit-upset (SBU) caused by either single-event upset (SEU) or multiple-event upset (MEU) is modeled and simulated in the one-transistor and one-resistor (1T1R) array, which corroborates with experimental observations. In addition, circuit simulation is performed to investigate the impact of transient-induced soft errors in a 1024 × 1024 crossbar array. The sensitive locations in crossbar arrays are the driver circuits at the edge of the array. The simulations show that the crossbar array with HfOx RRAM is of high radiation tolerance thanks to the V/2 bias scheme. However, multiple-bit upset (MBU) may occur if using other oxide materials with lower operation voltage. Voltage spikes generated at the edge of the array may propagate along rows or columns as there is no isolation between cells in the crossbar array.

Original languageEnglish (US)
Article number7274484
Pages (from-to)2294-2301
Number of pages8
JournalIEEE Transactions on Nuclear Science
Volume62
Issue number5
DOIs
StatePublished - Oct 1 2015

Fingerprint

Data storage equipment
Oxides
oxides
Transistors
Networks (circuits)
Circuit simulation
Electric potential
SPICE
Photocurrents
Heavy ions
Resistors
transistors
Physics
single event upsets
Radiation
simulation
electric potential
radiation tolerance
spikes
resistors

Keywords

  • 1T1R
  • Crossbar
  • multiple-bit upset
  • multiple-event upset
  • radiation effects
  • resistive switch random memory (RRAM)
  • single-bit upset
  • single-event upset
  • soft error

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Nuclear Energy and Engineering
  • Nuclear and High Energy Physics

Cite this

Investigation of single-bit and multiple-bit upsets in oxide RRAM-based 1T1R and crossbar memory arrays. / Liu, Rui; Mahalanabis, Debayan; Barnaby, Hugh; Yu, Shimeng.

In: IEEE Transactions on Nuclear Science, Vol. 62, No. 5, 7274484, 01.10.2015, p. 2294-2301.

Research output: Contribution to journalArticle

@article{71071d872a434dadb93e5350b291a144,
title = "Investigation of single-bit and multiple-bit upsets in oxide RRAM-based 1T1R and crossbar memory arrays",
abstract = "In this paper, the susceptibility of oxide-based resistive switching random memory (RRAM) to heavy ion strikes is investigated. A physics-based SPICE model calibrated with HfOx RRAM is employed for circuit and array-level simulations. The RRAM state-flipping is attributed to the transient photocurrents at neighboring transistors. Single-bit-upset (SBU) caused by either single-event upset (SEU) or multiple-event upset (MEU) is modeled and simulated in the one-transistor and one-resistor (1T1R) array, which corroborates with experimental observations. In addition, circuit simulation is performed to investigate the impact of transient-induced soft errors in a 1024 × 1024 crossbar array. The sensitive locations in crossbar arrays are the driver circuits at the edge of the array. The simulations show that the crossbar array with HfOx RRAM is of high radiation tolerance thanks to the V/2 bias scheme. However, multiple-bit upset (MBU) may occur if using other oxide materials with lower operation voltage. Voltage spikes generated at the edge of the array may propagate along rows or columns as there is no isolation between cells in the crossbar array.",
keywords = "1T1R, Crossbar, multiple-bit upset, multiple-event upset, radiation effects, resistive switch random memory (RRAM), single-bit upset, single-event upset, soft error",
author = "Rui Liu and Debayan Mahalanabis and Hugh Barnaby and Shimeng Yu",
year = "2015",
month = "10",
day = "1",
doi = "10.1109/TNS.2015.2465164",
language = "English (US)",
volume = "62",
pages = "2294--2301",
journal = "IEEE Transactions on Nuclear Science",
issn = "0018-9499",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - Investigation of single-bit and multiple-bit upsets in oxide RRAM-based 1T1R and crossbar memory arrays

AU - Liu, Rui

AU - Mahalanabis, Debayan

AU - Barnaby, Hugh

AU - Yu, Shimeng

PY - 2015/10/1

Y1 - 2015/10/1

N2 - In this paper, the susceptibility of oxide-based resistive switching random memory (RRAM) to heavy ion strikes is investigated. A physics-based SPICE model calibrated with HfOx RRAM is employed for circuit and array-level simulations. The RRAM state-flipping is attributed to the transient photocurrents at neighboring transistors. Single-bit-upset (SBU) caused by either single-event upset (SEU) or multiple-event upset (MEU) is modeled and simulated in the one-transistor and one-resistor (1T1R) array, which corroborates with experimental observations. In addition, circuit simulation is performed to investigate the impact of transient-induced soft errors in a 1024 × 1024 crossbar array. The sensitive locations in crossbar arrays are the driver circuits at the edge of the array. The simulations show that the crossbar array with HfOx RRAM is of high radiation tolerance thanks to the V/2 bias scheme. However, multiple-bit upset (MBU) may occur if using other oxide materials with lower operation voltage. Voltage spikes generated at the edge of the array may propagate along rows or columns as there is no isolation between cells in the crossbar array.

AB - In this paper, the susceptibility of oxide-based resistive switching random memory (RRAM) to heavy ion strikes is investigated. A physics-based SPICE model calibrated with HfOx RRAM is employed for circuit and array-level simulations. The RRAM state-flipping is attributed to the transient photocurrents at neighboring transistors. Single-bit-upset (SBU) caused by either single-event upset (SEU) or multiple-event upset (MEU) is modeled and simulated in the one-transistor and one-resistor (1T1R) array, which corroborates with experimental observations. In addition, circuit simulation is performed to investigate the impact of transient-induced soft errors in a 1024 × 1024 crossbar array. The sensitive locations in crossbar arrays are the driver circuits at the edge of the array. The simulations show that the crossbar array with HfOx RRAM is of high radiation tolerance thanks to the V/2 bias scheme. However, multiple-bit upset (MBU) may occur if using other oxide materials with lower operation voltage. Voltage spikes generated at the edge of the array may propagate along rows or columns as there is no isolation between cells in the crossbar array.

KW - 1T1R

KW - Crossbar

KW - multiple-bit upset

KW - multiple-event upset

KW - radiation effects

KW - resistive switch random memory (RRAM)

KW - single-bit upset

KW - single-event upset

KW - soft error

UR - http://www.scopus.com/inward/record.url?scp=84957849609&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84957849609&partnerID=8YFLogxK

U2 - 10.1109/TNS.2015.2465164

DO - 10.1109/TNS.2015.2465164

M3 - Article

AN - SCOPUS:84957849609

VL - 62

SP - 2294

EP - 2301

JO - IEEE Transactions on Nuclear Science

JF - IEEE Transactions on Nuclear Science

SN - 0018-9499

IS - 5

M1 - 7274484

ER -