In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter

David Fick, Nurrachman Liu, Zhiyoong Foo, Matthew Fojtik, Jae-sun Seo, Dennis Sylvester, David Blaauw

Research output: Chapter in Book/Report/Conference proceedingConference contribution

31 Citations (Scopus)

Abstract

Advanced CMOS technologies have become highly susceptible to process, voltage, and temperature (PVT) variation. The standard approach for addressing this issue is to increase timing margin at the expense of power and performance. One approach to reclaim these losses relies on canary circuits [1] or sensors [2], which are simple to implement but cannot account for local variations. A more recent approach, called Razor, uses delay speculation coupled with error detection and correction to remove all margins but also imposes significant design complexity [3]. In this paper, we present a minimally-invasive in situdelay slack monitor that directly measures the timing margins on critical timing signals, allowing margins due to both global and local PVT variations to be removed.

Original languageEnglish (US)
Title of host publicationDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Pages188-189
Number of pages2
Volume53
DOIs
StatePublished - 2010
Externally publishedYes
Event2010 IEEE International Solid-State Circuits Conference, ISSCC 2010 - San Francisco, CA, United States
Duration: Feb 7 2010Feb 11 2010

Other

Other2010 IEEE International Solid-State Circuits Conference, ISSCC 2010
CountryUnited States
CitySan Francisco, CA
Period2/7/102/11/10

Fingerprint

Error detection
Electric potential
Error correction
Temperature
Networks (circuits)
Sensors

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Fick, D., Liu, N., Foo, Z., Fojtik, M., Seo, J., Sylvester, D., & Blaauw, D. (2010). In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference (Vol. 53, pp. 188-189). [5433996] https://doi.org/10.1109/ISSCC.2010.5433996

In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter. / Fick, David; Liu, Nurrachman; Foo, Zhiyoong; Fojtik, Matthew; Seo, Jae-sun; Sylvester, Dennis; Blaauw, David.

Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 53 2010. p. 188-189 5433996.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Fick, D, Liu, N, Foo, Z, Fojtik, M, Seo, J, Sylvester, D & Blaauw, D 2010, In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter. in Digest of Technical Papers - IEEE International Solid-State Circuits Conference. vol. 53, 5433996, pp. 188-189, 2010 IEEE International Solid-State Circuits Conference, ISSCC 2010, San Francisco, CA, United States, 2/7/10. https://doi.org/10.1109/ISSCC.2010.5433996
Fick D, Liu N, Foo Z, Fojtik M, Seo J, Sylvester D et al. In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 53. 2010. p. 188-189. 5433996 https://doi.org/10.1109/ISSCC.2010.5433996
Fick, David ; Liu, Nurrachman ; Foo, Zhiyoong ; Fojtik, Matthew ; Seo, Jae-sun ; Sylvester, Dennis ; Blaauw, David. / In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter. Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 53 2010. pp. 188-189
@inproceedings{038f6e50b9974d8c9d28ba5696ca42ed,
title = "In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter",
abstract = "Advanced CMOS technologies have become highly susceptible to process, voltage, and temperature (PVT) variation. The standard approach for addressing this issue is to increase timing margin at the expense of power and performance. One approach to reclaim these losses relies on canary circuits [1] or sensors [2], which are simple to implement but cannot account for local variations. A more recent approach, called Razor, uses delay speculation coupled with error detection and correction to remove all margins but also imposes significant design complexity [3]. In this paper, we present a minimally-invasive in situdelay slack monitor that directly measures the timing margins on critical timing signals, allowing margins due to both global and local PVT variations to be removed.",
author = "David Fick and Nurrachman Liu and Zhiyoong Foo and Matthew Fojtik and Jae-sun Seo and Dennis Sylvester and David Blaauw",
year = "2010",
doi = "10.1109/ISSCC.2010.5433996",
language = "English (US)",
isbn = "9781424460342",
volume = "53",
pages = "188--189",
booktitle = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

}

TY - GEN

T1 - In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter

AU - Fick, David

AU - Liu, Nurrachman

AU - Foo, Zhiyoong

AU - Fojtik, Matthew

AU - Seo, Jae-sun

AU - Sylvester, Dennis

AU - Blaauw, David

PY - 2010

Y1 - 2010

N2 - Advanced CMOS technologies have become highly susceptible to process, voltage, and temperature (PVT) variation. The standard approach for addressing this issue is to increase timing margin at the expense of power and performance. One approach to reclaim these losses relies on canary circuits [1] or sensors [2], which are simple to implement but cannot account for local variations. A more recent approach, called Razor, uses delay speculation coupled with error detection and correction to remove all margins but also imposes significant design complexity [3]. In this paper, we present a minimally-invasive in situdelay slack monitor that directly measures the timing margins on critical timing signals, allowing margins due to both global and local PVT variations to be removed.

AB - Advanced CMOS technologies have become highly susceptible to process, voltage, and temperature (PVT) variation. The standard approach for addressing this issue is to increase timing margin at the expense of power and performance. One approach to reclaim these losses relies on canary circuits [1] or sensors [2], which are simple to implement but cannot account for local variations. A more recent approach, called Razor, uses delay speculation coupled with error detection and correction to remove all margins but also imposes significant design complexity [3]. In this paper, we present a minimally-invasive in situdelay slack monitor that directly measures the timing margins on critical timing signals, allowing margins due to both global and local PVT variations to be removed.

UR - http://www.scopus.com/inward/record.url?scp=77952234485&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77952234485&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.2010.5433996

DO - 10.1109/ISSCC.2010.5433996

M3 - Conference contribution

AN - SCOPUS:77952234485

SN - 9781424460342

VL - 53

SP - 188

EP - 189

BT - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

ER -