Improved Si3N4/Si/GaAs metal-insulator-semiconductor interfaces by in situ anneal of the as-deposited Si

Meng Tao, Andrei E. Botchkarev, Daegyu Park, John Reed, S. Jay Chey, Joseph E. Van Nostrand, David G. Cahill, Hadis Morkoç

Research output: Contribution to journalArticle

12 Citations (Scopus)

Abstract

Si interlayers in GaAs metal-insulator-semiconductor structures are essential for interfaces with device quality. The incompatible growth temperature of Si on GaAs, however, presents a dilemma between the crystallinity of Si and the stoichiometry of GaAs. We circumvented this dilemma by a new approach: a high-temperature in situ anneal following the low-temperature Si deposition. The idea is that the GaAs surface covered with a few monolayers of Si can stand a much higher temperature, and the crystal quality of the Si is resumed during the high-temperature anneal. The surface morphology of the as-deposited and the in situ annealed Si was examined with a scanning tunneling microscope, the results of which confirmed high crystal quality of the Si layer and full coverage of the GaAs surface. With in situ anneal, interface trap densities of high 1010 eV-1 cm-2 were routinely obtained in Si3N4/Si/GaAs metal-insulator-semiconductor capacitors, as determined with conductance measurements.

Original languageEnglish (US)
Pages (from-to)4113-4115
Number of pages3
JournalJournal of Applied Physics
Volume77
Issue number8
DOIs
StatePublished - 1995
Externally publishedYes

Fingerprint

MIS (semiconductors)
crystals
stoichiometry
interlayers
crystallinity
capacitors
microscopes
traps
scanning
temperature

ASJC Scopus subject areas

  • Physics and Astronomy (miscellaneous)

Cite this

Tao, M., Botchkarev, A. E., Park, D., Reed, J., Chey, S. J., Van Nostrand, J. E., ... Morkoç, H. (1995). Improved Si3N4/Si/GaAs metal-insulator-semiconductor interfaces by in situ anneal of the as-deposited Si. Journal of Applied Physics, 77(8), 4113-4115. https://doi.org/10.1063/1.359495

Improved Si3N4/Si/GaAs metal-insulator-semiconductor interfaces by in situ anneal of the as-deposited Si. / Tao, Meng; Botchkarev, Andrei E.; Park, Daegyu; Reed, John; Chey, S. Jay; Van Nostrand, Joseph E.; Cahill, David G.; Morkoç, Hadis.

In: Journal of Applied Physics, Vol. 77, No. 8, 1995, p. 4113-4115.

Research output: Contribution to journalArticle

Tao, M, Botchkarev, AE, Park, D, Reed, J, Chey, SJ, Van Nostrand, JE, Cahill, DG & Morkoç, H 1995, 'Improved Si3N4/Si/GaAs metal-insulator-semiconductor interfaces by in situ anneal of the as-deposited Si', Journal of Applied Physics, vol. 77, no. 8, pp. 4113-4115. https://doi.org/10.1063/1.359495
Tao, Meng ; Botchkarev, Andrei E. ; Park, Daegyu ; Reed, John ; Chey, S. Jay ; Van Nostrand, Joseph E. ; Cahill, David G. ; Morkoç, Hadis. / Improved Si3N4/Si/GaAs metal-insulator-semiconductor interfaces by in situ anneal of the as-deposited Si. In: Journal of Applied Physics. 1995 ; Vol. 77, No. 8. pp. 4113-4115.
@article{b1e94adbfbb942d399c5ad4df3acdcb7,
title = "Improved Si3N4/Si/GaAs metal-insulator-semiconductor interfaces by in situ anneal of the as-deposited Si",
abstract = "Si interlayers in GaAs metal-insulator-semiconductor structures are essential for interfaces with device quality. The incompatible growth temperature of Si on GaAs, however, presents a dilemma between the crystallinity of Si and the stoichiometry of GaAs. We circumvented this dilemma by a new approach: a high-temperature in situ anneal following the low-temperature Si deposition. The idea is that the GaAs surface covered with a few monolayers of Si can stand a much higher temperature, and the crystal quality of the Si is resumed during the high-temperature anneal. The surface morphology of the as-deposited and the in situ annealed Si was examined with a scanning tunneling microscope, the results of which confirmed high crystal quality of the Si layer and full coverage of the GaAs surface. With in situ anneal, interface trap densities of high 1010 eV-1 cm-2 were routinely obtained in Si3N4/Si/GaAs metal-insulator-semiconductor capacitors, as determined with conductance measurements.",
author = "Meng Tao and Botchkarev, {Andrei E.} and Daegyu Park and John Reed and Chey, {S. Jay} and {Van Nostrand}, {Joseph E.} and Cahill, {David G.} and Hadis Morko{\cc}",
year = "1995",
doi = "10.1063/1.359495",
language = "English (US)",
volume = "77",
pages = "4113--4115",
journal = "Journal of Applied Physics",
issn = "0021-8979",
publisher = "American Institute of Physics Publising LLC",
number = "8",

}

TY - JOUR

T1 - Improved Si3N4/Si/GaAs metal-insulator-semiconductor interfaces by in situ anneal of the as-deposited Si

AU - Tao, Meng

AU - Botchkarev, Andrei E.

AU - Park, Daegyu

AU - Reed, John

AU - Chey, S. Jay

AU - Van Nostrand, Joseph E.

AU - Cahill, David G.

AU - Morkoç, Hadis

PY - 1995

Y1 - 1995

N2 - Si interlayers in GaAs metal-insulator-semiconductor structures are essential for interfaces with device quality. The incompatible growth temperature of Si on GaAs, however, presents a dilemma between the crystallinity of Si and the stoichiometry of GaAs. We circumvented this dilemma by a new approach: a high-temperature in situ anneal following the low-temperature Si deposition. The idea is that the GaAs surface covered with a few monolayers of Si can stand a much higher temperature, and the crystal quality of the Si is resumed during the high-temperature anneal. The surface morphology of the as-deposited and the in situ annealed Si was examined with a scanning tunneling microscope, the results of which confirmed high crystal quality of the Si layer and full coverage of the GaAs surface. With in situ anneal, interface trap densities of high 1010 eV-1 cm-2 were routinely obtained in Si3N4/Si/GaAs metal-insulator-semiconductor capacitors, as determined with conductance measurements.

AB - Si interlayers in GaAs metal-insulator-semiconductor structures are essential for interfaces with device quality. The incompatible growth temperature of Si on GaAs, however, presents a dilemma between the crystallinity of Si and the stoichiometry of GaAs. We circumvented this dilemma by a new approach: a high-temperature in situ anneal following the low-temperature Si deposition. The idea is that the GaAs surface covered with a few monolayers of Si can stand a much higher temperature, and the crystal quality of the Si is resumed during the high-temperature anneal. The surface morphology of the as-deposited and the in situ annealed Si was examined with a scanning tunneling microscope, the results of which confirmed high crystal quality of the Si layer and full coverage of the GaAs surface. With in situ anneal, interface trap densities of high 1010 eV-1 cm-2 were routinely obtained in Si3N4/Si/GaAs metal-insulator-semiconductor capacitors, as determined with conductance measurements.

UR - http://www.scopus.com/inward/record.url?scp=36449003047&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=36449003047&partnerID=8YFLogxK

U2 - 10.1063/1.359495

DO - 10.1063/1.359495

M3 - Article

AN - SCOPUS:36449003047

VL - 77

SP - 4113

EP - 4115

JO - Journal of Applied Physics

JF - Journal of Applied Physics

SN - 0021-8979

IS - 8

ER -