Implementation of the Chien search algorithm on a baseband processor

Youngseok Lee, Hyunseok LEE, In Young Jung, Ho Yang

Research output: Contribution to journalLetter

Abstract

In this paper, we discuss the implementation of the BCH decoder Chien search algorithm on a SIMD style programmable baseband processor with minimum memory footprint and processing time degradation. Due to the emergence of long BCH codes, the computational efficiency of the Chien search algorithm becomes a major implementation issue for BCH decoders. We minimize the memory usage and processing time of the BCH decoders by deriving a computation rule, which is used to efficiently generate the power terms of primitive elements upon the SIMD datapath, instead of storing all pre-computed terms in the memory.

Original languageEnglish (US)
Pages (from-to)1637-1647
Number of pages11
JournalIEICE Electronics Express
Volume9
Issue number21
DOIs
StatePublished - Dec 7 2012
Externally publishedYes

Fingerprint

decoders
SIMD (computers)
central processing units
Data storage equipment
BCH codes
footprints
Processing
Computational efficiency
degradation
Degradation

Keywords

  • BCH decoder
  • Chien search algorithm
  • Programmable baseband processor
  • SIMD

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Cite this

Implementation of the Chien search algorithm on a baseband processor. / Lee, Youngseok; LEE, Hyunseok; Jung, In Young; Yang, Ho.

In: IEICE Electronics Express, Vol. 9, No. 21, 07.12.2012, p. 1637-1647.

Research output: Contribution to journalLetter

Lee, Youngseok ; LEE, Hyunseok ; Jung, In Young ; Yang, Ho. / Implementation of the Chien search algorithm on a baseband processor. In: IEICE Electronics Express. 2012 ; Vol. 9, No. 21. pp. 1637-1647.
@article{88e647bf3c564ec1a010aeabc825ad6f,
title = "Implementation of the Chien search algorithm on a baseband processor",
abstract = "In this paper, we discuss the implementation of the BCH decoder Chien search algorithm on a SIMD style programmable baseband processor with minimum memory footprint and processing time degradation. Due to the emergence of long BCH codes, the computational efficiency of the Chien search algorithm becomes a major implementation issue for BCH decoders. We minimize the memory usage and processing time of the BCH decoders by deriving a computation rule, which is used to efficiently generate the power terms of primitive elements upon the SIMD datapath, instead of storing all pre-computed terms in the memory.",
keywords = "BCH decoder, Chien search algorithm, Programmable baseband processor, SIMD",
author = "Youngseok Lee and Hyunseok LEE and Jung, {In Young} and Ho Yang",
year = "2012",
month = "12",
day = "7",
doi = "10.1587/elex.9.1637",
language = "English (US)",
volume = "9",
pages = "1637--1647",
journal = "IEICE Electronics Express",
issn = "1349-2543",
publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",
number = "21",

}

TY - JOUR

T1 - Implementation of the Chien search algorithm on a baseband processor

AU - Lee, Youngseok

AU - LEE, Hyunseok

AU - Jung, In Young

AU - Yang, Ho

PY - 2012/12/7

Y1 - 2012/12/7

N2 - In this paper, we discuss the implementation of the BCH decoder Chien search algorithm on a SIMD style programmable baseband processor with minimum memory footprint and processing time degradation. Due to the emergence of long BCH codes, the computational efficiency of the Chien search algorithm becomes a major implementation issue for BCH decoders. We minimize the memory usage and processing time of the BCH decoders by deriving a computation rule, which is used to efficiently generate the power terms of primitive elements upon the SIMD datapath, instead of storing all pre-computed terms in the memory.

AB - In this paper, we discuss the implementation of the BCH decoder Chien search algorithm on a SIMD style programmable baseband processor with minimum memory footprint and processing time degradation. Due to the emergence of long BCH codes, the computational efficiency of the Chien search algorithm becomes a major implementation issue for BCH decoders. We minimize the memory usage and processing time of the BCH decoders by deriving a computation rule, which is used to efficiently generate the power terms of primitive elements upon the SIMD datapath, instead of storing all pre-computed terms in the memory.

KW - BCH decoder

KW - Chien search algorithm

KW - Programmable baseband processor

KW - SIMD

UR - http://www.scopus.com/inward/record.url?scp=84870418110&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84870418110&partnerID=8YFLogxK

U2 - 10.1587/elex.9.1637

DO - 10.1587/elex.9.1637

M3 - Letter

AN - SCOPUS:84870418110

VL - 9

SP - 1637

EP - 1647

JO - IEICE Electronics Express

JF - IEICE Electronics Express

SN - 1349-2543

IS - 21

ER -