Implementation of a radix 2n multiplier using high performance logic

Sule Ozev, A. Altinordu, G. Dundar

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this study, a 16 × 16 bit radix 2n multiplier was implemented using high performance logic. The design was done in a bottom-up style, where the performance of each block in the corresponding hierarchy was optimized starting from the transistor level. The performance of the radix 2n multiplier was compared with some existing multipliers.

Original languageEnglish (US)
Title of host publicationProceedings of the Mediterranean Electrotechnical Conference - MELECON
EditorsM. De Sario, B. Maione, P. Pugliese, M. Savino
Place of PublicationPiscataway, NJ, United States
PublisherIEEE
Pages469-472
Number of pages4
Volume1
StatePublished - 1996
Externally publishedYes
EventProceedings of the 1996 8th Mediterranean Electrotechnical Conference, MELECON'06. Part 3 (of 3) - Bari, Italy
Duration: May 13 1996May 16 1996

Other

OtherProceedings of the 1996 8th Mediterranean Electrotechnical Conference, MELECON'06. Part 3 (of 3)
CityBari, Italy
Period5/13/965/16/96

Fingerprint

Transistors

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Ozev, S., Altinordu, A., & Dundar, G. (1996). Implementation of a radix 2n multiplier using high performance logic. In M. De Sario, B. Maione, P. Pugliese, & M. Savino (Eds.), Proceedings of the Mediterranean Electrotechnical Conference - MELECON (Vol. 1, pp. 469-472). Piscataway, NJ, United States: IEEE.

Implementation of a radix 2n multiplier using high performance logic. / Ozev, Sule; Altinordu, A.; Dundar, G.

Proceedings of the Mediterranean Electrotechnical Conference - MELECON. ed. / M. De Sario; B. Maione; P. Pugliese; M. Savino. Vol. 1 Piscataway, NJ, United States : IEEE, 1996. p. 469-472.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ozev, S, Altinordu, A & Dundar, G 1996, Implementation of a radix 2n multiplier using high performance logic. in M De Sario, B Maione, P Pugliese & M Savino (eds), Proceedings of the Mediterranean Electrotechnical Conference - MELECON. vol. 1, IEEE, Piscataway, NJ, United States, pp. 469-472, Proceedings of the 1996 8th Mediterranean Electrotechnical Conference, MELECON'06. Part 3 (of 3), Bari, Italy, 5/13/96.
Ozev S, Altinordu A, Dundar G. Implementation of a radix 2n multiplier using high performance logic. In De Sario M, Maione B, Pugliese P, Savino M, editors, Proceedings of the Mediterranean Electrotechnical Conference - MELECON. Vol. 1. Piscataway, NJ, United States: IEEE. 1996. p. 469-472
Ozev, Sule ; Altinordu, A. ; Dundar, G. / Implementation of a radix 2n multiplier using high performance logic. Proceedings of the Mediterranean Electrotechnical Conference - MELECON. editor / M. De Sario ; B. Maione ; P. Pugliese ; M. Savino. Vol. 1 Piscataway, NJ, United States : IEEE, 1996. pp. 469-472
@inproceedings{371cee6fa6d545a3ba7ae930b6fb395f,
title = "Implementation of a radix 2n multiplier using high performance logic",
abstract = "In this study, a 16 × 16 bit radix 2n multiplier was implemented using high performance logic. The design was done in a bottom-up style, where the performance of each block in the corresponding hierarchy was optimized starting from the transistor level. The performance of the radix 2n multiplier was compared with some existing multipliers.",
author = "Sule Ozev and A. Altinordu and G. Dundar",
year = "1996",
language = "English (US)",
volume = "1",
pages = "469--472",
editor = "{De Sario}, M. and B. Maione and P. Pugliese and M. Savino",
booktitle = "Proceedings of the Mediterranean Electrotechnical Conference - MELECON",
publisher = "IEEE",

}

TY - GEN

T1 - Implementation of a radix 2n multiplier using high performance logic

AU - Ozev, Sule

AU - Altinordu, A.

AU - Dundar, G.

PY - 1996

Y1 - 1996

N2 - In this study, a 16 × 16 bit radix 2n multiplier was implemented using high performance logic. The design was done in a bottom-up style, where the performance of each block in the corresponding hierarchy was optimized starting from the transistor level. The performance of the radix 2n multiplier was compared with some existing multipliers.

AB - In this study, a 16 × 16 bit radix 2n multiplier was implemented using high performance logic. The design was done in a bottom-up style, where the performance of each block in the corresponding hierarchy was optimized starting from the transistor level. The performance of the radix 2n multiplier was compared with some existing multipliers.

UR - http://www.scopus.com/inward/record.url?scp=0030369060&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030369060&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0030369060

VL - 1

SP - 469

EP - 472

BT - Proceedings of the Mediterranean Electrotechnical Conference - MELECON

A2 - De Sario, M.

A2 - Maione, B.

A2 - Pugliese, P.

A2 - Savino, M.

PB - IEEE

CY - Piscataway, NJ, United States

ER -