Abstract
With the ever-increasing importance of temporal transistor variations during circuit run time and aging, this paper focuses on impacts of the two major temporal effects: the Bias Temperature Instability (BTI) and Random Telegraph Noise (RTN), illustrating their scaling trend, challenges, and potential solutions for future design robustness.
Original language | English (US) |
---|---|
Title of host publication | Proceedings - IEEE International Symposium on Circuits and Systems |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 2453-2456 |
Number of pages | 4 |
Volume | 2015-July |
ISBN (Print) | 9781479983919 |
DOIs | |
State | Published - Jul 27 2015 |
Event | IEEE International Symposium on Circuits and Systems, ISCAS 2015 - Lisbon, Portugal Duration: May 24 2015 → May 27 2015 |
Other
Other | IEEE International Symposium on Circuits and Systems, ISCAS 2015 |
---|---|
Country | Portugal |
City | Lisbon |
Period | 5/24/15 → 5/27/15 |
Keywords
- bias temperature instability (BTI)
- circuit reliability
- random telegraph noise (RTN)
- temporal variation
ASJC Scopus subject areas
- Electrical and Electronic Engineering