Impact of line-edge roughness on double-gate Schottky-barrier field-effect transistors

Shimeng Yu, Yuning Zhao, Lang Zeng, Gang Du, Jinfeng Kang, Ruqi Han, Xiaoyan Liu

Research output: Contribution to journalArticle

17 Citations (Scopus)

Abstract

The impact of line-edge roughness (LER) on double-gate (DG) Schottky-barrier field-effect transistors (SBFETs) in the level of device and circuit was investigated by a statistical simulation. The LER sequence is statistically generated by a Fourier analysis of the power spectrum of the Gaussian autocorrelation function. The results show that SBFETs are more sensitive to the LER effect in the high-Vgs region and less sensitive in the subthreshold region compared with DG FinFETs. The aggressive fluctuation of drive current can be attributed to the variation of tunneling barrier width. Lowering the Schottky-barrier height and increasing the silicon-body thickness can suppress the parameter fluctuations from the LER effect. The simulation also shows that a 6T SRAM cell consisting of SBFETs is more vulnerable to noise disturbance than its counterpart consisting of FinFETs, particularly for the read operation, which is due to a larger mismatch of drivability of SBFETs within the cell.

Original languageEnglish (US)
Pages (from-to)1211-1219
Number of pages9
JournalIEEE Transactions on Electron Devices
Volume56
Issue number6
DOIs
StatePublished - 2009
Externally publishedYes

Fingerprint

Field effect transistors
Surface roughness
Fourier analysis
Static random access storage
Silicon
Power spectrum
Autocorrelation
Networks (circuits)
FinFET

Keywords

  • FinFETs
  • Line-edge roughness (LER)
  • Parameter fluctuations
  • Process variations
  • Schottky-barrier field-effect transistors (SBFETs)
  • SRAM stability

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Impact of line-edge roughness on double-gate Schottky-barrier field-effect transistors. / Yu, Shimeng; Zhao, Yuning; Zeng, Lang; Du, Gang; Kang, Jinfeng; Han, Ruqi; Liu, Xiaoyan.

In: IEEE Transactions on Electron Devices, Vol. 56, No. 6, 2009, p. 1211-1219.

Research output: Contribution to journalArticle

Yu, Shimeng ; Zhao, Yuning ; Zeng, Lang ; Du, Gang ; Kang, Jinfeng ; Han, Ruqi ; Liu, Xiaoyan. / Impact of line-edge roughness on double-gate Schottky-barrier field-effect transistors. In: IEEE Transactions on Electron Devices. 2009 ; Vol. 56, No. 6. pp. 1211-1219.
@article{a4a0f16f4a7544a4af747e983429e8dc,
title = "Impact of line-edge roughness on double-gate Schottky-barrier field-effect transistors",
abstract = "The impact of line-edge roughness (LER) on double-gate (DG) Schottky-barrier field-effect transistors (SBFETs) in the level of device and circuit was investigated by a statistical simulation. The LER sequence is statistically generated by a Fourier analysis of the power spectrum of the Gaussian autocorrelation function. The results show that SBFETs are more sensitive to the LER effect in the high-Vgs region and less sensitive in the subthreshold region compared with DG FinFETs. The aggressive fluctuation of drive current can be attributed to the variation of tunneling barrier width. Lowering the Schottky-barrier height and increasing the silicon-body thickness can suppress the parameter fluctuations from the LER effect. The simulation also shows that a 6T SRAM cell consisting of SBFETs is more vulnerable to noise disturbance than its counterpart consisting of FinFETs, particularly for the read operation, which is due to a larger mismatch of drivability of SBFETs within the cell.",
keywords = "FinFETs, Line-edge roughness (LER), Parameter fluctuations, Process variations, Schottky-barrier field-effect transistors (SBFETs), SRAM stability",
author = "Shimeng Yu and Yuning Zhao and Lang Zeng and Gang Du and Jinfeng Kang and Ruqi Han and Xiaoyan Liu",
year = "2009",
doi = "10.1109/TED.2009.2017644",
language = "English (US)",
volume = "56",
pages = "1211--1219",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "6",

}

TY - JOUR

T1 - Impact of line-edge roughness on double-gate Schottky-barrier field-effect transistors

AU - Yu, Shimeng

AU - Zhao, Yuning

AU - Zeng, Lang

AU - Du, Gang

AU - Kang, Jinfeng

AU - Han, Ruqi

AU - Liu, Xiaoyan

PY - 2009

Y1 - 2009

N2 - The impact of line-edge roughness (LER) on double-gate (DG) Schottky-barrier field-effect transistors (SBFETs) in the level of device and circuit was investigated by a statistical simulation. The LER sequence is statistically generated by a Fourier analysis of the power spectrum of the Gaussian autocorrelation function. The results show that SBFETs are more sensitive to the LER effect in the high-Vgs region and less sensitive in the subthreshold region compared with DG FinFETs. The aggressive fluctuation of drive current can be attributed to the variation of tunneling barrier width. Lowering the Schottky-barrier height and increasing the silicon-body thickness can suppress the parameter fluctuations from the LER effect. The simulation also shows that a 6T SRAM cell consisting of SBFETs is more vulnerable to noise disturbance than its counterpart consisting of FinFETs, particularly for the read operation, which is due to a larger mismatch of drivability of SBFETs within the cell.

AB - The impact of line-edge roughness (LER) on double-gate (DG) Schottky-barrier field-effect transistors (SBFETs) in the level of device and circuit was investigated by a statistical simulation. The LER sequence is statistically generated by a Fourier analysis of the power spectrum of the Gaussian autocorrelation function. The results show that SBFETs are more sensitive to the LER effect in the high-Vgs region and less sensitive in the subthreshold region compared with DG FinFETs. The aggressive fluctuation of drive current can be attributed to the variation of tunneling barrier width. Lowering the Schottky-barrier height and increasing the silicon-body thickness can suppress the parameter fluctuations from the LER effect. The simulation also shows that a 6T SRAM cell consisting of SBFETs is more vulnerable to noise disturbance than its counterpart consisting of FinFETs, particularly for the read operation, which is due to a larger mismatch of drivability of SBFETs within the cell.

KW - FinFETs

KW - Line-edge roughness (LER)

KW - Parameter fluctuations

KW - Process variations

KW - Schottky-barrier field-effect transistors (SBFETs)

KW - SRAM stability

UR - http://www.scopus.com/inward/record.url?scp=67349233161&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=67349233161&partnerID=8YFLogxK

U2 - 10.1109/TED.2009.2017644

DO - 10.1109/TED.2009.2017644

M3 - Article

AN - SCOPUS:67349233161

VL - 56

SP - 1211

EP - 1219

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 6

ER -