High-voltage output buffer fabricated on a 2V CMOS technology

Lawrence T. Clark

Research output: Chapter in Book/Report/Conference proceedingConference contribution

16 Citations (Scopus)

Abstract

Circuit based dielectric protection for a high voltage PCI compatible output buffer having no supply rail power-up sequence requirements is presented. The same circuits can work in a 3.3V PCI environment by connecting the 5V rail to a 3.3V supply. The drive requirements differ between the PCI specifications and the drive is varied by the inclusion of multiple parallel drivers, which also allows dynamic impedance control.

Original languageEnglish (US)
Title of host publicationIEEE Symposium on VLSI Circuits, Digest of Technical Papers
Place of PublicationPiscataway, NJ, United States
PublisherIEEE
Pages61-62
Number of pages2
StatePublished - 1999
Externally publishedYes
EventProceedings of the 1999 Symposium on VLSI Circuits - Kyoto, Jpn
Duration: Jun 17 1999Jun 19 1999

Other

OtherProceedings of the 1999 Symposium on VLSI Circuits
CityKyoto, Jpn
Period6/17/996/19/99

Fingerprint

Rails
Networks (circuits)
Electric potential
Specifications

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Clark, L. T. (1999). High-voltage output buffer fabricated on a 2V CMOS technology. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers (pp. 61-62). Piscataway, NJ, United States: IEEE.

High-voltage output buffer fabricated on a 2V CMOS technology. / Clark, Lawrence T.

IEEE Symposium on VLSI Circuits, Digest of Technical Papers. Piscataway, NJ, United States : IEEE, 1999. p. 61-62.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Clark, LT 1999, High-voltage output buffer fabricated on a 2V CMOS technology. in IEEE Symposium on VLSI Circuits, Digest of Technical Papers. IEEE, Piscataway, NJ, United States, pp. 61-62, Proceedings of the 1999 Symposium on VLSI Circuits, Kyoto, Jpn, 6/17/99.
Clark LT. High-voltage output buffer fabricated on a 2V CMOS technology. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers. Piscataway, NJ, United States: IEEE. 1999. p. 61-62
Clark, Lawrence T. / High-voltage output buffer fabricated on a 2V CMOS technology. IEEE Symposium on VLSI Circuits, Digest of Technical Papers. Piscataway, NJ, United States : IEEE, 1999. pp. 61-62
@inproceedings{c2a5374acd574f60a1bc0180b9d8390a,
title = "High-voltage output buffer fabricated on a 2V CMOS technology",
abstract = "Circuit based dielectric protection for a high voltage PCI compatible output buffer having no supply rail power-up sequence requirements is presented. The same circuits can work in a 3.3V PCI environment by connecting the 5V rail to a 3.3V supply. The drive requirements differ between the PCI specifications and the drive is varied by the inclusion of multiple parallel drivers, which also allows dynamic impedance control.",
author = "Clark, {Lawrence T.}",
year = "1999",
language = "English (US)",
pages = "61--62",
booktitle = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",
publisher = "IEEE",

}

TY - GEN

T1 - High-voltage output buffer fabricated on a 2V CMOS technology

AU - Clark, Lawrence T.

PY - 1999

Y1 - 1999

N2 - Circuit based dielectric protection for a high voltage PCI compatible output buffer having no supply rail power-up sequence requirements is presented. The same circuits can work in a 3.3V PCI environment by connecting the 5V rail to a 3.3V supply. The drive requirements differ between the PCI specifications and the drive is varied by the inclusion of multiple parallel drivers, which also allows dynamic impedance control.

AB - Circuit based dielectric protection for a high voltage PCI compatible output buffer having no supply rail power-up sequence requirements is presented. The same circuits can work in a 3.3V PCI environment by connecting the 5V rail to a 3.3V supply. The drive requirements differ between the PCI specifications and the drive is varied by the inclusion of multiple parallel drivers, which also allows dynamic impedance control.

UR - http://www.scopus.com/inward/record.url?scp=0033281017&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033281017&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0033281017

SP - 61

EP - 62

BT - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

PB - IEEE

CY - Piscataway, NJ, United States

ER -