High-Transconductance P-Channel Algaas/Gaas Hfet's with Low-Energy Beryllium and Fluorine Co-Implantation Self-Alignment

Richard Kiehl, P. E. Hallali, J. Yates, Mike A. Tischler, R. M. Potemski, F. Cardone

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

The fabrication and electrical characteristics of p-channel AlGaAs/GaAs heterostructure FET's with self-aligned p+ source-drain regions formed by low-energy co-implantation of Be and F are reported. The devices utilize a sidewall-assisted refractory gate process and are fabricated on an undoped AlGaAs/GaAs heterostructure grown by MOVPE. Compared with Be implantation alone, the co-implantation of F+ at 8 keV with 2 x 1014 ions/cm2 results in a 3 X increase in the post-anneal Be concentration near the surface for a Be + implantation at 15 keV with 4 x 1014 ions/cm2. It is shown that co-implantation permits a low source resistance to be obtained with shallow p+ source-drain regions. Although short-channel effects must be further reduced at small gate lengths, the electrical characteristics are otherwise excellent and show a 77-K transconductance as high as 207 mS/mm for a 0.5-μm gate length, representing the highest value reported for any GaAs-based p-FET.

Original languageEnglish (US)
Pages (from-to)530-532
Number of pages3
JournalIEEE Electron Device Letters
Volume12
Issue number10
DOIs
StatePublished - 1991
Externally publishedYes

Fingerprint

Beryllium
Fluorine
Transconductance
Field effect transistors
Ion implantation
Heterojunctions
Metallorganic vapor phase epitaxy
Ions
Refractory materials
Fabrication
gallium arsenide

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials
  • Engineering(all)

Cite this

High-Transconductance P-Channel Algaas/Gaas Hfet's with Low-Energy Beryllium and Fluorine Co-Implantation Self-Alignment. / Kiehl, Richard; Hallali, P. E.; Yates, J.; Tischler, Mike A.; Potemski, R. M.; Cardone, F.

In: IEEE Electron Device Letters, Vol. 12, No. 10, 1991, p. 530-532.

Research output: Contribution to journalArticle

Kiehl, Richard ; Hallali, P. E. ; Yates, J. ; Tischler, Mike A. ; Potemski, R. M. ; Cardone, F. / High-Transconductance P-Channel Algaas/Gaas Hfet's with Low-Energy Beryllium and Fluorine Co-Implantation Self-Alignment. In: IEEE Electron Device Letters. 1991 ; Vol. 12, No. 10. pp. 530-532.
@article{6654047acfbc4d81b13542d67b4f9723,
title = "High-Transconductance P-Channel Algaas/Gaas Hfet's with Low-Energy Beryllium and Fluorine Co-Implantation Self-Alignment",
abstract = "The fabrication and electrical characteristics of p-channel AlGaAs/GaAs heterostructure FET's with self-aligned p+ source-drain regions formed by low-energy co-implantation of Be and F are reported. The devices utilize a sidewall-assisted refractory gate process and are fabricated on an undoped AlGaAs/GaAs heterostructure grown by MOVPE. Compared with Be implantation alone, the co-implantation of F+ at 8 keV with 2 x 1014 ions/cm2 results in a 3 X increase in the post-anneal Be concentration near the surface for a Be + implantation at 15 keV with 4 x 1014 ions/cm2. It is shown that co-implantation permits a low source resistance to be obtained with shallow p+ source-drain regions. Although short-channel effects must be further reduced at small gate lengths, the electrical characteristics are otherwise excellent and show a 77-K transconductance as high as 207 mS/mm for a 0.5-μm gate length, representing the highest value reported for any GaAs-based p-FET.",
author = "Richard Kiehl and Hallali, {P. E.} and J. Yates and Tischler, {Mike A.} and Potemski, {R. M.} and F. Cardone",
year = "1991",
doi = "10.1109/55.119179",
language = "English (US)",
volume = "12",
pages = "530--532",
journal = "IEEE Electron Device Letters",
issn = "0741-3106",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "10",

}

TY - JOUR

T1 - High-Transconductance P-Channel Algaas/Gaas Hfet's with Low-Energy Beryllium and Fluorine Co-Implantation Self-Alignment

AU - Kiehl, Richard

AU - Hallali, P. E.

AU - Yates, J.

AU - Tischler, Mike A.

AU - Potemski, R. M.

AU - Cardone, F.

PY - 1991

Y1 - 1991

N2 - The fabrication and electrical characteristics of p-channel AlGaAs/GaAs heterostructure FET's with self-aligned p+ source-drain regions formed by low-energy co-implantation of Be and F are reported. The devices utilize a sidewall-assisted refractory gate process and are fabricated on an undoped AlGaAs/GaAs heterostructure grown by MOVPE. Compared with Be implantation alone, the co-implantation of F+ at 8 keV with 2 x 1014 ions/cm2 results in a 3 X increase in the post-anneal Be concentration near the surface for a Be + implantation at 15 keV with 4 x 1014 ions/cm2. It is shown that co-implantation permits a low source resistance to be obtained with shallow p+ source-drain regions. Although short-channel effects must be further reduced at small gate lengths, the electrical characteristics are otherwise excellent and show a 77-K transconductance as high as 207 mS/mm for a 0.5-μm gate length, representing the highest value reported for any GaAs-based p-FET.

AB - The fabrication and electrical characteristics of p-channel AlGaAs/GaAs heterostructure FET's with self-aligned p+ source-drain regions formed by low-energy co-implantation of Be and F are reported. The devices utilize a sidewall-assisted refractory gate process and are fabricated on an undoped AlGaAs/GaAs heterostructure grown by MOVPE. Compared with Be implantation alone, the co-implantation of F+ at 8 keV with 2 x 1014 ions/cm2 results in a 3 X increase in the post-anneal Be concentration near the surface for a Be + implantation at 15 keV with 4 x 1014 ions/cm2. It is shown that co-implantation permits a low source resistance to be obtained with shallow p+ source-drain regions. Although short-channel effects must be further reduced at small gate lengths, the electrical characteristics are otherwise excellent and show a 77-K transconductance as high as 207 mS/mm for a 0.5-μm gate length, representing the highest value reported for any GaAs-based p-FET.

UR - http://www.scopus.com/inward/record.url?scp=0026239286&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026239286&partnerID=8YFLogxK

U2 - 10.1109/55.119179

DO - 10.1109/55.119179

M3 - Article

AN - SCOPUS:0026239286

VL - 12

SP - 530

EP - 532

JO - IEEE Electron Device Letters

JF - IEEE Electron Device Letters

SN - 0741-3106

IS - 10

ER -