High-level design synthesis of a low power, VLIW processor for the IS-54 VSELP speech encoder

Russell E. Henning; Chaitali Chakrabarti

High-level design synthesis of a low power, VLIW processor for the IS-54 VSELP speech encoder

Russell E. Henning, Chaitali Chakrabarti

IAFSE-ECEE: Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Scopus citations

Abstract

General purpose DSPs typically used to implement speech coders in digital cellular phones do not allow enough exploitation of the speech coding algorithm itself for power reduction. In this paper, high-level design synthesis of a low power, VLIW (very long instruction word) processor dedicated to implementing the IS-54 VSELP speech encoding algorithm is presented. Significant power reduction is achieved through algorithm dependent techniques, including application specific hardware design, supply voltage reduction through highly parallel execution, and exploitation of data correlation inherent to the algorithm. Preliminary estimates indicate that the design could result in a 5.35 mm² processor that executes in real-time with an average power dissipation of about 28 mW.

Original language	English (US)
Title of host publication	Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors
Editors	Anon
Place of Publication	Piscataway, NJ, United States
Publisher	IEEE
Pages	571-576
Number of pages	6
State	Published - 1997
Event	Proceedings of the 1997 International Conference on Computer Design - Austin, TX, USA Duration: Oct 12 1997 → Oct 15 1997

Other

Other	Proceedings of the 1997 International Conference on Computer Design
City	Austin, TX, USA
Period	10/12/97 → 10/15/97

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Cite this

High-level design synthesis of a low power, VLIW processor for the IS-54 VSELP speech encoder. / Henning, Russell E.; Chakrabarti, Chaitali.

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors. ed. / Anon. Piscataway, NJ, United States : IEEE, 1997. p. 571-576.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Henning, RE & Chakrabarti, C 1997, High-level design synthesis of a low power, VLIW processor for the IS-54 VSELP speech encoder. in Anon (ed.), Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors. IEEE, Piscataway, NJ, United States, pp. 571-576, Proceedings of the 1997 International Conference on Computer Design, Austin, TX, USA, 10/12/97.

@inproceedings{bec27f2a90af4f5e95e00c8072bdbfa2,

title = "High-level design synthesis of a low power, VLIW processor for the IS-54 VSELP speech encoder",

abstract = "General purpose DSPs typically used to implement speech coders in digital cellular phones do not allow enough exploitation of the speech coding algorithm itself for power reduction. In this paper, high-level design synthesis of a low power, VLIW (very long instruction word) processor dedicated to implementing the IS-54 VSELP speech encoding algorithm is presented. Significant power reduction is achieved through algorithm dependent techniques, including application specific hardware design, supply voltage reduction through highly parallel execution, and exploitation of data correlation inherent to the algorithm. Preliminary estimates indicate that the design could result in a 5.35 mm2 processor that executes in real-time with an average power dissipation of about 28 mW.",

author = "Henning, {Russell E.} and Chaitali Chakrabarti",

year = "1997",

language = "English (US)",

pages = "571--576",

editor = "Anon",

booktitle = "Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",

publisher = "IEEE",

note = "Proceedings of the 1997 International Conference on Computer Design ; Conference date: 12-10-1997 Through 15-10-1997",

}

TY - GEN

T1 - High-level design synthesis of a low power, VLIW processor for the IS-54 VSELP speech encoder

AU - Henning, Russell E.

AU - Chakrabarti, Chaitali

PY - 1997

Y1 - 1997

N2 - General purpose DSPs typically used to implement speech coders in digital cellular phones do not allow enough exploitation of the speech coding algorithm itself for power reduction. In this paper, high-level design synthesis of a low power, VLIW (very long instruction word) processor dedicated to implementing the IS-54 VSELP speech encoding algorithm is presented. Significant power reduction is achieved through algorithm dependent techniques, including application specific hardware design, supply voltage reduction through highly parallel execution, and exploitation of data correlation inherent to the algorithm. Preliminary estimates indicate that the design could result in a 5.35 mm2 processor that executes in real-time with an average power dissipation of about 28 mW.

AB - General purpose DSPs typically used to implement speech coders in digital cellular phones do not allow enough exploitation of the speech coding algorithm itself for power reduction. In this paper, high-level design synthesis of a low power, VLIW (very long instruction word) processor dedicated to implementing the IS-54 VSELP speech encoding algorithm is presented. Significant power reduction is achieved through algorithm dependent techniques, including application specific hardware design, supply voltage reduction through highly parallel execution, and exploitation of data correlation inherent to the algorithm. Preliminary estimates indicate that the design could result in a 5.35 mm2 processor that executes in real-time with an average power dissipation of about 28 mW.

UR - http://www.scopus.com/inward/record.url?scp=0031333607&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031333607&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0031333607

SP - 571

EP - 576

BT - Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

A2 - Anon, null

PB - IEEE

CY - Piscataway, NJ, United States

T2 - Proceedings of the 1997 International Conference on Computer Design

Y2 - 12 October 1997 through 15 October 1997

ER -

High-level design synthesis of a low power, VLIW processor for the IS-54 VSELP speech encoder

Abstract

Other

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this