Hardware-software codesign for dynamically reconfigurable architectures

Karam S. Chatha, Ranga Vemuri

Research output: Chapter in Book/Report/Conference proceedingConference contribution

16 Citations (Scopus)

Abstract

The paper addresses the problem of mapping an application specified as a task graph on a heterogeneous architecture which contains a software processor, a dynamically reconfigurable hardware coprocessor and memory elements. The problem comprises of three sub-problems: partitioning of tasks between hardware and software, assigning tasks mapped on hardware to different temporal segments and scheduling task execution, reconfiguration of hardware, inter-processor and intra-processor communication. We present a heuristic based technique for solving the problem. The effectiveness of the technique is demonstrated by a case study of the JPEG image compression algorithm and experimentation with synthetic graphs.

Original languageEnglish (US)
Title of host publicationLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
PublisherSpringer Verlag
Pages175-185
Number of pages11
Volume1673
ISBN (Print)3540664572, 9783540664574
StatePublished - 1999
Externally publishedYes
Event9th International Workshop on Field Programmable Logic and Applications, FPL 1999 - Glasgow, United Kingdom
Duration: Aug 30 1999Sep 1 1999

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume1673
ISSN (Print)03029743
ISSN (Electronic)16113349

Other

Other9th International Workshop on Field Programmable Logic and Applications, FPL 1999
CountryUnited Kingdom
CityGlasgow
Period8/30/999/1/99

Fingerprint

Hardware/software Co-design
Reconfigurable architectures
Reconfigurable Architectures
Hardware
Reconfigurable hardware
Image compression
Task Graph
Reconfigurable Hardware
Software
Task Scheduling
Image Compression
Reconfiguration
Scheduling
Experimentation
Data storage equipment
Partitioning
Communication
Heuristics
Hardware-software codesign
Graph in graph theory

ASJC Scopus subject areas

  • Computer Science(all)
  • Theoretical Computer Science

Cite this

Chatha, K. S., & Vemuri, R. (1999). Hardware-software codesign for dynamically reconfigurable architectures. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 1673, pp. 175-185). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 1673). Springer Verlag.

Hardware-software codesign for dynamically reconfigurable architectures. / Chatha, Karam S.; Vemuri, Ranga.

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 1673 Springer Verlag, 1999. p. 175-185 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 1673).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chatha, KS & Vemuri, R 1999, Hardware-software codesign for dynamically reconfigurable architectures. in Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). vol. 1673, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 1673, Springer Verlag, pp. 175-185, 9th International Workshop on Field Programmable Logic and Applications, FPL 1999, Glasgow, United Kingdom, 8/30/99.
Chatha KS, Vemuri R. Hardware-software codesign for dynamically reconfigurable architectures. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 1673. Springer Verlag. 1999. p. 175-185. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
Chatha, Karam S. ; Vemuri, Ranga. / Hardware-software codesign for dynamically reconfigurable architectures. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 1673 Springer Verlag, 1999. pp. 175-185 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
@inproceedings{169460b7d837449498f62df256b5bd3a,
title = "Hardware-software codesign for dynamically reconfigurable architectures",
abstract = "The paper addresses the problem of mapping an application specified as a task graph on a heterogeneous architecture which contains a software processor, a dynamically reconfigurable hardware coprocessor and memory elements. The problem comprises of three sub-problems: partitioning of tasks between hardware and software, assigning tasks mapped on hardware to different temporal segments and scheduling task execution, reconfiguration of hardware, inter-processor and intra-processor communication. We present a heuristic based technique for solving the problem. The effectiveness of the technique is demonstrated by a case study of the JPEG image compression algorithm and experimentation with synthetic graphs.",
author = "Chatha, {Karam S.} and Ranga Vemuri",
year = "1999",
language = "English (US)",
isbn = "3540664572",
volume = "1673",
series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",
publisher = "Springer Verlag",
pages = "175--185",
booktitle = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

}

TY - GEN

T1 - Hardware-software codesign for dynamically reconfigurable architectures

AU - Chatha, Karam S.

AU - Vemuri, Ranga

PY - 1999

Y1 - 1999

N2 - The paper addresses the problem of mapping an application specified as a task graph on a heterogeneous architecture which contains a software processor, a dynamically reconfigurable hardware coprocessor and memory elements. The problem comprises of three sub-problems: partitioning of tasks between hardware and software, assigning tasks mapped on hardware to different temporal segments and scheduling task execution, reconfiguration of hardware, inter-processor and intra-processor communication. We present a heuristic based technique for solving the problem. The effectiveness of the technique is demonstrated by a case study of the JPEG image compression algorithm and experimentation with synthetic graphs.

AB - The paper addresses the problem of mapping an application specified as a task graph on a heterogeneous architecture which contains a software processor, a dynamically reconfigurable hardware coprocessor and memory elements. The problem comprises of three sub-problems: partitioning of tasks between hardware and software, assigning tasks mapped on hardware to different temporal segments and scheduling task execution, reconfiguration of hardware, inter-processor and intra-processor communication. We present a heuristic based technique for solving the problem. The effectiveness of the technique is demonstrated by a case study of the JPEG image compression algorithm and experimentation with synthetic graphs.

UR - http://www.scopus.com/inward/record.url?scp=84956862038&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84956862038&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84956862038

SN - 3540664572

SN - 9783540664574

VL - 1673

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 175

EP - 185

BT - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

PB - Springer Verlag

ER -