Finite-point method for efficient timing characterization of sequential elements

Anupama R. Subramaniam, Janet Roveda, Yu Cao

Research output: Contribution to journalArticle

Abstract

Timing characterization of sequential elements, such as latches and flip-flops, is one of the critical steps for timing closure in the pipelined design. Traditional characterization of setup and hold time constraints is computationally intensive, due to the demand on high accuracy in monitoring the operation failure. To improve the efficiency, this work proposes a finite-point based method for the characterization of setup and hold time constraints. The finite-point method identifies several critical data points in the non-linear curve of timing characteristics, and abstracts the essential setup/hold information from them. Moreover, compact models are derived for each point, further reducing the computation cost. The proposed method is general for all sequential elements in the standard cell library. It is comprehensively validated using benchmark circuits at 45 nm node. Experimental results demonstrate approximately 25× reduction in characterization time, with the prediction error in setup and hold time within 9% of FO4 nominal delay, as compared to that of SPICE simulation results.

Original languageEnglish (US)
Pages (from-to)104-113
Number of pages10
JournalIntegration, the VLSI Journal
Volume49
DOIs
StatePublished - Mar 1 2015

Fingerprint

Flip flop circuits
SPICE
Networks (circuits)
Monitoring
Costs

Keywords

  • Compact modeling
  • Design flow
  • Finite-point method
  • Hold time
  • Sequential circuit elements
  • Setup time
  • Timing characterization

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software
  • Electrical and Electronic Engineering

Cite this

Finite-point method for efficient timing characterization of sequential elements. / Subramaniam, Anupama R.; Roveda, Janet; Cao, Yu.

In: Integration, the VLSI Journal, Vol. 49, 01.03.2015, p. 104-113.

Research output: Contribution to journalArticle

@article{8534f65807d6495fa31cb500622b976b,
title = "Finite-point method for efficient timing characterization of sequential elements",
abstract = "Timing characterization of sequential elements, such as latches and flip-flops, is one of the critical steps for timing closure in the pipelined design. Traditional characterization of setup and hold time constraints is computationally intensive, due to the demand on high accuracy in monitoring the operation failure. To improve the efficiency, this work proposes a finite-point based method for the characterization of setup and hold time constraints. The finite-point method identifies several critical data points in the non-linear curve of timing characteristics, and abstracts the essential setup/hold information from them. Moreover, compact models are derived for each point, further reducing the computation cost. The proposed method is general for all sequential elements in the standard cell library. It is comprehensively validated using benchmark circuits at 45 nm node. Experimental results demonstrate approximately 25× reduction in characterization time, with the prediction error in setup and hold time within 9{\%} of FO4 nominal delay, as compared to that of SPICE simulation results.",
keywords = "Compact modeling, Design flow, Finite-point method, Hold time, Sequential circuit elements, Setup time, Timing characterization",
author = "Subramaniam, {Anupama R.} and Janet Roveda and Yu Cao",
year = "2015",
month = "3",
day = "1",
doi = "10.1016/j.vlsi.2014.11.004",
language = "English (US)",
volume = "49",
pages = "104--113",
journal = "Integration, the VLSI Journal",
issn = "0167-9260",
publisher = "Elsevier",

}

TY - JOUR

T1 - Finite-point method for efficient timing characterization of sequential elements

AU - Subramaniam, Anupama R.

AU - Roveda, Janet

AU - Cao, Yu

PY - 2015/3/1

Y1 - 2015/3/1

N2 - Timing characterization of sequential elements, such as latches and flip-flops, is one of the critical steps for timing closure in the pipelined design. Traditional characterization of setup and hold time constraints is computationally intensive, due to the demand on high accuracy in monitoring the operation failure. To improve the efficiency, this work proposes a finite-point based method for the characterization of setup and hold time constraints. The finite-point method identifies several critical data points in the non-linear curve of timing characteristics, and abstracts the essential setup/hold information from them. Moreover, compact models are derived for each point, further reducing the computation cost. The proposed method is general for all sequential elements in the standard cell library. It is comprehensively validated using benchmark circuits at 45 nm node. Experimental results demonstrate approximately 25× reduction in characterization time, with the prediction error in setup and hold time within 9% of FO4 nominal delay, as compared to that of SPICE simulation results.

AB - Timing characterization of sequential elements, such as latches and flip-flops, is one of the critical steps for timing closure in the pipelined design. Traditional characterization of setup and hold time constraints is computationally intensive, due to the demand on high accuracy in monitoring the operation failure. To improve the efficiency, this work proposes a finite-point based method for the characterization of setup and hold time constraints. The finite-point method identifies several critical data points in the non-linear curve of timing characteristics, and abstracts the essential setup/hold information from them. Moreover, compact models are derived for each point, further reducing the computation cost. The proposed method is general for all sequential elements in the standard cell library. It is comprehensively validated using benchmark circuits at 45 nm node. Experimental results demonstrate approximately 25× reduction in characterization time, with the prediction error in setup and hold time within 9% of FO4 nominal delay, as compared to that of SPICE simulation results.

KW - Compact modeling

KW - Design flow

KW - Finite-point method

KW - Hold time

KW - Sequential circuit elements

KW - Setup time

KW - Timing characterization

UR - http://www.scopus.com/inward/record.url?scp=84925131219&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84925131219&partnerID=8YFLogxK

U2 - 10.1016/j.vlsi.2014.11.004

DO - 10.1016/j.vlsi.2014.11.004

M3 - Article

VL - 49

SP - 104

EP - 113

JO - Integration, the VLSI Journal

JF - Integration, the VLSI Journal

SN - 0167-9260

ER -