Feature-scale process simulation and accurate capacitance extraction for the backend of a 100-nm aluminium/TEOS process

Clemens Heitzinger, Alireza Sheikholeslami, Fuad Badrieh, Helmut Puchner, Siegfried Selberherr

Research output: Contribution to journalArticle

10 Citations (Scopus)

Abstract

One of the challenges that technology computer-aided design must meet currently is the analysis of the performance of groups of components, interconnects, and, generally speaking, large parts of the IC. This enables predictions that the simulation of single components cannot achieve. In this paper, we focus on the simulation of backend processes, interconnect capacitances, and time delays. The simulation flows start from the blank wafer surface and result in device information for the circuit designer usable from within SPICE. In order to join topography and backend simulations, deposition, etching, and chemical mechanical planarization processes in the various metal lines are used to build up the backend stack, starting from the flat wafer surface. Depending on metal combination, line-to-line space, and line width, thousands of simulations are required whose results are stored in a database. Finally, we present simulation results for the backend of a 100-nm process, where the influence of void formation between metal lines profoundly impacts the performance of the whole interconnect stack, consisting of aluminum metal lines, and titanium nitride local interconnects. Scanning electron microscope images of test structures are compared to topography simulations, and very good agreement is found. Moreover, charge-based capacitance measurements were carried out to validate the capacitance extraction, and it was found that the error is smaller than four percent. These simulations assist the consistent fabrication of voids, which is economically advantageous compared to low-κ materials, which suffer from integration problems.

Original languageEnglish (US)
Pages (from-to)1129-1134
Number of pages6
JournalIEEE Transactions on Electron Devices
Volume51
Issue number7
DOIs
StatePublished - Jul 2004
Externally publishedYes

Fingerprint

Aluminum
Capacitance
capacitance
Metals
aluminum
Topography
simulation
Chemical mechanical polishing
Titanium nitride
Capacitance measurement
Flow simulation
SPICE
Linewidth
metals
voids
Etching
Time delay
Computer aided design
topography
Electron microscopes

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Physics and Astronomy (miscellaneous)

Cite this

Feature-scale process simulation and accurate capacitance extraction for the backend of a 100-nm aluminium/TEOS process. / Heitzinger, Clemens; Sheikholeslami, Alireza; Badrieh, Fuad; Puchner, Helmut; Selberherr, Siegfried.

In: IEEE Transactions on Electron Devices, Vol. 51, No. 7, 07.2004, p. 1129-1134.

Research output: Contribution to journalArticle

Heitzinger, Clemens ; Sheikholeslami, Alireza ; Badrieh, Fuad ; Puchner, Helmut ; Selberherr, Siegfried. / Feature-scale process simulation and accurate capacitance extraction for the backend of a 100-nm aluminium/TEOS process. In: IEEE Transactions on Electron Devices. 2004 ; Vol. 51, No. 7. pp. 1129-1134.
@article{a5df9949ed514fd5aa7b2a223051aaad,
title = "Feature-scale process simulation and accurate capacitance extraction for the backend of a 100-nm aluminium/TEOS process",
abstract = "One of the challenges that technology computer-aided design must meet currently is the analysis of the performance of groups of components, interconnects, and, generally speaking, large parts of the IC. This enables predictions that the simulation of single components cannot achieve. In this paper, we focus on the simulation of backend processes, interconnect capacitances, and time delays. The simulation flows start from the blank wafer surface and result in device information for the circuit designer usable from within SPICE. In order to join topography and backend simulations, deposition, etching, and chemical mechanical planarization processes in the various metal lines are used to build up the backend stack, starting from the flat wafer surface. Depending on metal combination, line-to-line space, and line width, thousands of simulations are required whose results are stored in a database. Finally, we present simulation results for the backend of a 100-nm process, where the influence of void formation between metal lines profoundly impacts the performance of the whole interconnect stack, consisting of aluminum metal lines, and titanium nitride local interconnects. Scanning electron microscope images of test structures are compared to topography simulations, and very good agreement is found. Moreover, charge-based capacitance measurements were carried out to validate the capacitance extraction, and it was found that the error is smaller than four percent. These simulations assist the consistent fabrication of voids, which is economically advantageous compared to low-κ materials, which suffer from integration problems.",
author = "Clemens Heitzinger and Alireza Sheikholeslami and Fuad Badrieh and Helmut Puchner and Siegfried Selberherr",
year = "2004",
month = "7",
doi = "10.1109/TED.2004.829868",
language = "English (US)",
volume = "51",
pages = "1129--1134",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "7",

}

TY - JOUR

T1 - Feature-scale process simulation and accurate capacitance extraction for the backend of a 100-nm aluminium/TEOS process

AU - Heitzinger, Clemens

AU - Sheikholeslami, Alireza

AU - Badrieh, Fuad

AU - Puchner, Helmut

AU - Selberherr, Siegfried

PY - 2004/7

Y1 - 2004/7

N2 - One of the challenges that technology computer-aided design must meet currently is the analysis of the performance of groups of components, interconnects, and, generally speaking, large parts of the IC. This enables predictions that the simulation of single components cannot achieve. In this paper, we focus on the simulation of backend processes, interconnect capacitances, and time delays. The simulation flows start from the blank wafer surface and result in device information for the circuit designer usable from within SPICE. In order to join topography and backend simulations, deposition, etching, and chemical mechanical planarization processes in the various metal lines are used to build up the backend stack, starting from the flat wafer surface. Depending on metal combination, line-to-line space, and line width, thousands of simulations are required whose results are stored in a database. Finally, we present simulation results for the backend of a 100-nm process, where the influence of void formation between metal lines profoundly impacts the performance of the whole interconnect stack, consisting of aluminum metal lines, and titanium nitride local interconnects. Scanning electron microscope images of test structures are compared to topography simulations, and very good agreement is found. Moreover, charge-based capacitance measurements were carried out to validate the capacitance extraction, and it was found that the error is smaller than four percent. These simulations assist the consistent fabrication of voids, which is economically advantageous compared to low-κ materials, which suffer from integration problems.

AB - One of the challenges that technology computer-aided design must meet currently is the analysis of the performance of groups of components, interconnects, and, generally speaking, large parts of the IC. This enables predictions that the simulation of single components cannot achieve. In this paper, we focus on the simulation of backend processes, interconnect capacitances, and time delays. The simulation flows start from the blank wafer surface and result in device information for the circuit designer usable from within SPICE. In order to join topography and backend simulations, deposition, etching, and chemical mechanical planarization processes in the various metal lines are used to build up the backend stack, starting from the flat wafer surface. Depending on metal combination, line-to-line space, and line width, thousands of simulations are required whose results are stored in a database. Finally, we present simulation results for the backend of a 100-nm process, where the influence of void formation between metal lines profoundly impacts the performance of the whole interconnect stack, consisting of aluminum metal lines, and titanium nitride local interconnects. Scanning electron microscope images of test structures are compared to topography simulations, and very good agreement is found. Moreover, charge-based capacitance measurements were carried out to validate the capacitance extraction, and it was found that the error is smaller than four percent. These simulations assist the consistent fabrication of voids, which is economically advantageous compared to low-κ materials, which suffer from integration problems.

UR - http://www.scopus.com/inward/record.url?scp=4344618115&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=4344618115&partnerID=8YFLogxK

U2 - 10.1109/TED.2004.829868

DO - 10.1109/TED.2004.829868

M3 - Article

VL - 51

SP - 1129

EP - 1134

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 7

ER -