Fast Parallel Test of SRAM Arrays

Yu Cao (Inventor), Lawrence Clark (Inventor)

Research output: Patent

Abstract

Static random access memory (SRAM) is used extensively in modern integrated circuits, comprising over 90% of the transistor count in server microprocessors. Over the past couple decades, technology has aggressively scaled down integrated circuit components, quickly entering the nanoscale. At this scale of manufacturing, there is inevitably an increase in fabrication variation leading to increased failure rates. In order to ensure a level of quality performance, testing must be performed on the chips. This is time intensive and expensive, ultimately costing as much as 1/3 of the total production costs. Researchers at Arizona State University have developed a method of parallel testing that could greatly decrease the time and therefore cost of testing SRAM. The technology works by pre-conditioning the cells to one state in parallel, and then applying parallel stress to the cells, in this way stability parameters such as read margins, write margins, and other cell stability parameters can be determined on a massively parallel basis, feasibly increasing the test speed by more than 1,000 times over conventional methods. Potential Applications This technology applies to any company that manufactures SRAM which is used in products such as: Personal Computers Routers Digital Cameras Cell Phones Other Handheld Electronic Devices Benefits and Advantages Drastically decrease test time in turn increasing production Decrease testing costs by up to 50% Potentially over 1,000 times faster than conventional testing methods Download Original PDF
Original languageEnglish (US)
StatePublished - May 24 2010

Fingerprint

Data storage equipment
Testing
Integrated circuits
Costs
Digital cameras
Routers
Personal computers
Microprocessor chips
Transistors
Servers
Fabrication
Industry

Cite this

Fast Parallel Test of SRAM Arrays. / Cao, Yu (Inventor); Clark, Lawrence (Inventor).

Research output: Patent

Cao Y, Clark L, inventors. Fast Parallel Test of SRAM Arrays. 2010 May 24.
Cao, Yu (Inventor) ; Clark, Lawrence (Inventor). / Fast Parallel Test of SRAM Arrays.
@misc{bb606472991c41b7ac85736057edf7d2,
title = "Fast Parallel Test of SRAM Arrays",
abstract = "Static random access memory (SRAM) is used extensively in modern integrated circuits, comprising over 90{\%} of the transistor count in server microprocessors. Over the past couple decades, technology has aggressively scaled down integrated circuit components, quickly entering the nanoscale. At this scale of manufacturing, there is inevitably an increase in fabrication variation leading to increased failure rates. In order to ensure a level of quality performance, testing must be performed on the chips. This is time intensive and expensive, ultimately costing as much as 1/3 of the total production costs. Researchers at Arizona State University have developed a method of parallel testing that could greatly decrease the time and therefore cost of testing SRAM. The technology works by pre-conditioning the cells to one state in parallel, and then applying parallel stress to the cells, in this way stability parameters such as read margins, write margins, and other cell stability parameters can be determined on a massively parallel basis, feasibly increasing the test speed by more than 1,000 times over conventional methods. Potential Applications This technology applies to any company that manufactures SRAM which is used in products such as: Personal Computers Routers Digital Cameras Cell Phones Other Handheld Electronic Devices Benefits and Advantages Drastically decrease test time in turn increasing production Decrease testing costs by up to 50{\%} Potentially over 1,000 times faster than conventional testing methods Download Original PDF",
author = "Yu Cao and Lawrence Clark",
year = "2010",
month = "5",
day = "24",
language = "English (US)",
type = "Patent",

}

TY - PAT

T1 - Fast Parallel Test of SRAM Arrays

AU - Cao, Yu

AU - Clark, Lawrence

PY - 2010/5/24

Y1 - 2010/5/24

N2 - Static random access memory (SRAM) is used extensively in modern integrated circuits, comprising over 90% of the transistor count in server microprocessors. Over the past couple decades, technology has aggressively scaled down integrated circuit components, quickly entering the nanoscale. At this scale of manufacturing, there is inevitably an increase in fabrication variation leading to increased failure rates. In order to ensure a level of quality performance, testing must be performed on the chips. This is time intensive and expensive, ultimately costing as much as 1/3 of the total production costs. Researchers at Arizona State University have developed a method of parallel testing that could greatly decrease the time and therefore cost of testing SRAM. The technology works by pre-conditioning the cells to one state in parallel, and then applying parallel stress to the cells, in this way stability parameters such as read margins, write margins, and other cell stability parameters can be determined on a massively parallel basis, feasibly increasing the test speed by more than 1,000 times over conventional methods. Potential Applications This technology applies to any company that manufactures SRAM which is used in products such as: Personal Computers Routers Digital Cameras Cell Phones Other Handheld Electronic Devices Benefits and Advantages Drastically decrease test time in turn increasing production Decrease testing costs by up to 50% Potentially over 1,000 times faster than conventional testing methods Download Original PDF

AB - Static random access memory (SRAM) is used extensively in modern integrated circuits, comprising over 90% of the transistor count in server microprocessors. Over the past couple decades, technology has aggressively scaled down integrated circuit components, quickly entering the nanoscale. At this scale of manufacturing, there is inevitably an increase in fabrication variation leading to increased failure rates. In order to ensure a level of quality performance, testing must be performed on the chips. This is time intensive and expensive, ultimately costing as much as 1/3 of the total production costs. Researchers at Arizona State University have developed a method of parallel testing that could greatly decrease the time and therefore cost of testing SRAM. The technology works by pre-conditioning the cells to one state in parallel, and then applying parallel stress to the cells, in this way stability parameters such as read margins, write margins, and other cell stability parameters can be determined on a massively parallel basis, feasibly increasing the test speed by more than 1,000 times over conventional methods. Potential Applications This technology applies to any company that manufactures SRAM which is used in products such as: Personal Computers Routers Digital Cameras Cell Phones Other Handheld Electronic Devices Benefits and Advantages Drastically decrease test time in turn increasing production Decrease testing costs by up to 50% Potentially over 1,000 times faster than conventional testing methods Download Original PDF

M3 - Patent

ER -