Fast low power translation lookaside buffers using hierarchical NAND match lines

Lawrence T. Clark, Vikas Chaudhary

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Translation lookaside buffers (TLB) are an essential component to speed up virtual to physical address translation in modern microprocessors. Here, hierarchical NAND content addressable memory (CAM) match lines are used to achieve low power. Simulations on a 65 nm foundry process show single-cycle accesses with a clock to physical address output delay of 168 ps. For large (16MB) page sizes the match line energy is reduced up to 81% compared to NOR match lines.

Original languageEnglish (US)
Title of host publicationISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems
Pages3493-3496
Number of pages4
DOIs
StatePublished - 2010
Event2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, ISCAS 2010 - Paris, France
Duration: May 30 2010Jun 2 2010

Other

Other2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, ISCAS 2010
CountryFrance
CityParis
Period5/30/106/2/10

Fingerprint

Physical addresses
Associative storage
Foundries
Microprocessor chips
Clocks

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Clark, L. T., & Chaudhary, V. (2010). Fast low power translation lookaside buffers using hierarchical NAND match lines. In ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems (pp. 3493-3496). [5537832] https://doi.org/10.1109/ISCAS.2010.5537832

Fast low power translation lookaside buffers using hierarchical NAND match lines. / Clark, Lawrence T.; Chaudhary, Vikas.

ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems. 2010. p. 3493-3496 5537832.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Clark, LT & Chaudhary, V 2010, Fast low power translation lookaside buffers using hierarchical NAND match lines. in ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems., 5537832, pp. 3493-3496, 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems, ISCAS 2010, Paris, France, 5/30/10. https://doi.org/10.1109/ISCAS.2010.5537832
Clark LT, Chaudhary V. Fast low power translation lookaside buffers using hierarchical NAND match lines. In ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems. 2010. p. 3493-3496. 5537832 https://doi.org/10.1109/ISCAS.2010.5537832
Clark, Lawrence T. ; Chaudhary, Vikas. / Fast low power translation lookaside buffers using hierarchical NAND match lines. ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems. 2010. pp. 3493-3496
@inproceedings{8a2e9e4c31954cb8a266475469190cb2,
title = "Fast low power translation lookaside buffers using hierarchical NAND match lines",
abstract = "Translation lookaside buffers (TLB) are an essential component to speed up virtual to physical address translation in modern microprocessors. Here, hierarchical NAND content addressable memory (CAM) match lines are used to achieve low power. Simulations on a 65 nm foundry process show single-cycle accesses with a clock to physical address output delay of 168 ps. For large (16MB) page sizes the match line energy is reduced up to 81{\%} compared to NOR match lines.",
author = "Clark, {Lawrence T.} and Vikas Chaudhary",
year = "2010",
doi = "10.1109/ISCAS.2010.5537832",
language = "English (US)",
isbn = "9781424453085",
pages = "3493--3496",
booktitle = "ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems",

}

TY - GEN

T1 - Fast low power translation lookaside buffers using hierarchical NAND match lines

AU - Clark, Lawrence T.

AU - Chaudhary, Vikas

PY - 2010

Y1 - 2010

N2 - Translation lookaside buffers (TLB) are an essential component to speed up virtual to physical address translation in modern microprocessors. Here, hierarchical NAND content addressable memory (CAM) match lines are used to achieve low power. Simulations on a 65 nm foundry process show single-cycle accesses with a clock to physical address output delay of 168 ps. For large (16MB) page sizes the match line energy is reduced up to 81% compared to NOR match lines.

AB - Translation lookaside buffers (TLB) are an essential component to speed up virtual to physical address translation in modern microprocessors. Here, hierarchical NAND content addressable memory (CAM) match lines are used to achieve low power. Simulations on a 65 nm foundry process show single-cycle accesses with a clock to physical address output delay of 168 ps. For large (16MB) page sizes the match line energy is reduced up to 81% compared to NOR match lines.

UR - http://www.scopus.com/inward/record.url?scp=77956001062&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77956001062&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2010.5537832

DO - 10.1109/ISCAS.2010.5537832

M3 - Conference contribution

SN - 9781424453085

SP - 3493

EP - 3496

BT - ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems

ER -