Evaluation and mitigation of performance degradation under random telegraph noise for digital circuits

Xiaoming Chen, Hong Luo, Yu Wang, Yu Cao, Yuan Xie, Yuchun Ma, Huazhong Yang

Research output: Contribution to journalArticlepeer-review

Abstract

Random telegraph noise (RTN) has become an important reliability issue in nanoscale circuits recently. This study proposes a simulation framework to evaluate the temporal performance of digital circuits under the impact of RTN at 16 nm technology node. Two fast algorithms with linear time complexity are proposed: statistical critical path analysis and normal distribution-based analysis.The simulation results reveal that the circuit delay degradation and variation induced by RTN are both >20% and the maximum degradation and variation can be >30%. The effect of power supply tuning and gate sizing techniques on mitigating RTN is also investigated.

Original languageEnglish (US)
Pages (from-to)273-282
Number of pages10
JournalIET Circuits, Devices and Systems
Volume7
Issue number5
DOIs
StatePublished - 2013

ASJC Scopus subject areas

  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Evaluation and mitigation of performance degradation under random telegraph noise for digital circuits'. Together they form a unique fingerprint.

Cite this