Enhancing the reliability of STT-RAM through circuit and system level techniques

Yunus Emre, Chengen Yang, Ketul Sutaria, Yu Cao, Chaitali Chakrabarti

Research output: Chapter in Book/Report/Conference proceedingConference contribution

27 Scopus citations

Abstract

Spin torque transfer random access memory (STT-RAM) is a promising memory technology because of its fast read access, high storage density, and very low standby power. These memories have reliability issues that need to be better understood before they can be adopted as a mainstream memory technology. In this paper, we first study the causes of errors for a single STT memory cell. We see that process variations and variations in the device geometry affect their failure rate and develop error models to capture these effects. Next we propose a joint technique based on tuning of circuit level parameters and error control coding (ECC) to achieve very high reliability. Such a combination allows the use of weaker ECC with smaller overhead. For instance, we show that by applying voltage boosting and write pulse width adjustment, the error correction capability (t) of ECC can be reduced from t=11 to t=3 to achieve a block failure rate (BFR) of 10-9.

Original languageEnglish (US)
Title of host publicationProceedings - 2012 IEEE Workshop on Signal Processing Systems, SiPS 2012
Pages125-130
Number of pages6
DOIs
StatePublished - Dec 1 2012
Event2012 IEEE Workshop on Signal Processing Systems, SiPS 2012 - Quebec City, QC, Canada
Duration: Oct 17 2012Oct 19 2012

Publication series

NameIEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
ISSN (Print)1520-6130

Other

Other2012 IEEE Workshop on Signal Processing Systems, SiPS 2012
CountryCanada
CityQuebec City, QC
Period10/17/1210/19/12

Keywords

  • Bit error rate
  • Circuit level techniques
  • Error control coding
  • Process variation
  • Spin torque transfer RAM (STT-RAM)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Signal Processing
  • Applied Mathematics
  • Hardware and Architecture

Fingerprint Dive into the research topics of 'Enhancing the reliability of STT-RAM through circuit and system level techniques'. Together they form a unique fingerprint.

Cite this