Energy-optimized high performance FFT processor

Dongsuk Jeon; Mingoo Seok; Chaitali Chakrabarti; David Blaauw; Dennis Sylvester

doi:10.1109/ICASSP.2011.5946828

Energy-optimized high performance FFT processor

Dongsuk Jeon, Mingoo Seok, Chaitali Chakrabarti, David Blaauw, Dennis Sylvester

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

7 Scopus citations

Abstract

This paper proposes an ultra low energy FFT processor suitable for sensor applications. The processor is based on R4MDC but achieves full utilization of computational elements. It has two parallel datapaths that increase throughput by a factor of 2 and also enable high memory utilization. The proposed design is implemented in 65nm CMOS technology and post-layout simulation including parasitic capacitances shows it achieves 9.25x higher energy efficiency than state-of-the-art FFT processors and high throughput relative to past subthreshold circuit implementations.

Original language	English (US)
Title of host publication	2011 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2011 - Proceedings
Pages	1701-1704
Number of pages	4
DOIs	https://doi.org/10.1109/ICASSP.2011.5946828
State	Published - 2011
Event	36th IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2011 - Prague, Czech Republic Duration: May 22 2011 → May 27 2011

Publication series

Name	ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
ISSN (Print)	1520-6149

Other

Other	36th IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2011
Country/Territory	Czech Republic
City	Prague
Period	5/22/11 → 5/27/11

Keywords

Energy-optimal design
Fast Fourier Transform
Parallel-pipelined architecture
Pipelined architecture

ASJC Scopus subject areas

Software
Signal Processing
Electrical and Electronic Engineering

Access to Document

10.1109/ICASSP.2011.5946828

Cite this

Jeon, D., Seok, M., Chakrabarti, C., Blaauw, D., & Sylvester, D. (2011). Energy-optimized high performance FFT processor. In 2011 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2011 - Proceedings (pp. 1701-1704). Article 5946828 (ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings). https://doi.org/10.1109/ICASSP.2011.5946828

Energy-optimized high performance FFT processor. / Jeon, Dongsuk; Seok, Mingoo; Chakrabarti, Chaitali et al.
2011 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2011 - Proceedings. 2011. p. 1701-1704 5946828 (ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Jeon, D, Seok, M, Chakrabarti, C, Blaauw, D & Sylvester, D 2011, Energy-optimized high performance FFT processor. in 2011 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2011 - Proceedings., 5946828, ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings, pp. 1701-1704, 36th IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2011, Prague, Czech Republic, 5/22/11. https://doi.org/10.1109/ICASSP.2011.5946828

Jeon D, Seok M, Chakrabarti C, Blaauw D, Sylvester D. Energy-optimized high performance FFT processor. In 2011 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2011 - Proceedings. 2011. p. 1701-1704. 5946828. (ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings). doi: 10.1109/ICASSP.2011.5946828

@inproceedings{d78af1abcedd4ec496ecda7d67a33b9c,

title = "Energy-optimized high performance FFT processor",

abstract = "This paper proposes an ultra low energy FFT processor suitable for sensor applications. The processor is based on R4MDC but achieves full utilization of computational elements. It has two parallel datapaths that increase throughput by a factor of 2 and also enable high memory utilization. The proposed design is implemented in 65nm CMOS technology and post-layout simulation including parasitic capacitances shows it achieves 9.25x higher energy efficiency than state-of-the-art FFT processors and high throughput relative to past subthreshold circuit implementations.",

keywords = "Energy-optimal design, Fast Fourier Transform, Parallel-pipelined architecture, Pipelined architecture",

author = "Dongsuk Jeon and Mingoo Seok and Chaitali Chakrabarti and David Blaauw and Dennis Sylvester",

year = "2011",

doi = "10.1109/ICASSP.2011.5946828",

language = "English (US)",

isbn = "9781457705397",

series = "ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",

pages = "1701--1704",

booktitle = "2011 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2011 - Proceedings",

note = "36th IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2011 ; Conference date: 22-05-2011 Through 27-05-2011",

}

TY - GEN

T1 - Energy-optimized high performance FFT processor

AU - Jeon, Dongsuk

AU - Seok, Mingoo

AU - Chakrabarti, Chaitali

AU - Blaauw, David

AU - Sylvester, Dennis

PY - 2011

Y1 - 2011

N2 - This paper proposes an ultra low energy FFT processor suitable for sensor applications. The processor is based on R4MDC but achieves full utilization of computational elements. It has two parallel datapaths that increase throughput by a factor of 2 and also enable high memory utilization. The proposed design is implemented in 65nm CMOS technology and post-layout simulation including parasitic capacitances shows it achieves 9.25x higher energy efficiency than state-of-the-art FFT processors and high throughput relative to past subthreshold circuit implementations.

AB - This paper proposes an ultra low energy FFT processor suitable for sensor applications. The processor is based on R4MDC but achieves full utilization of computational elements. It has two parallel datapaths that increase throughput by a factor of 2 and also enable high memory utilization. The proposed design is implemented in 65nm CMOS technology and post-layout simulation including parasitic capacitances shows it achieves 9.25x higher energy efficiency than state-of-the-art FFT processors and high throughput relative to past subthreshold circuit implementations.

KW - Energy-optimal design

KW - Fast Fourier Transform

KW - Parallel-pipelined architecture

KW - Pipelined architecture

UR - http://www.scopus.com/inward/record.url?scp=80051640869&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80051640869&partnerID=8YFLogxK

U2 - 10.1109/ICASSP.2011.5946828

DO - 10.1109/ICASSP.2011.5946828

M3 - Conference contribution

AN - SCOPUS:80051640869

SN - 9781457705397

T3 - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

SP - 1701

EP - 1704

BT - 2011 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2011 - Proceedings

T2 - 36th IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2011

Y2 - 22 May 2011 through 27 May 2011

ER -

Energy-optimized high performance FFT processor

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this