End-to-end testability analysis and DfT insertion for mixed-signal paths

Sule Ozev, Alex Orailoglu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Increasing system complexity and test cost demands new system-level solutions for mixed-signal systems. In this paper, we present a testability analysis and DfT insertion methodology for end-to-end mixed-signal paths. Based on behavioral models and path analysis, testability problems in the path are determined and classified in terms of their bottleneck. Possible solutions to each problem are identified. The DfT insertion problem is then formulated as a min-cost set cover problem to achieve the most cost-efficient solution. In experimental results where test point insertion is used as the DfT approach, nearly 50% reduction in the overall DfT overhead is achieved.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE International Conference on Computer Design
Subtitle of host publicationVLSI in Computers and Processors, ICCD 2004
Pages72-77
Number of pages6
DOIs
StatePublished - Dec 1 2004
Externally publishedYes
EventProceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, ICCD 2004 - San Jose, CA, United States
Duration: Oct 11 2004Oct 13 2004

Publication series

NameProceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors
ISSN (Print)1063-6404

Other

OtherProceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, ICCD 2004
CountryUnited States
CitySan Jose, CA
Period10/11/0410/13/04

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'End-to-end testability analysis and DfT insertion for mixed-signal paths'. Together they form a unique fingerprint.

  • Cite this

    Ozev, S., & Orailoglu, A. (2004). End-to-end testability analysis and DfT insertion for mixed-signal paths. In Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, ICCD 2004 (pp. 72-77). (Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors). https://doi.org/10.1109/ICCD.2004.1347902