Enabling fast process variation and fault simulation through macromodelling of analog components

Mehmet Ince, Ender Yilmaz, Sule Ozev

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

With the advent of built-in self-test (BIST) in analog and RF circuits, it is essential that the fault coverage of potential BIST solutions be evaluated before they are deployed. However, large scale fault simulations are often infeasible even when considering the extensive computational power available today. Fault simulations are more challenging for devices that contain frequency transformation, such as phased locked loops (PLLs) or mixers. Thus, a mixed-mode simulation is necessary that captures fault behavior at the lower levels of the hierarchy and propagates this information to the system-level. Mixed-mode simulators, such as Verilog-A, can be used for evaluating nominal circuit behavior but falls short when evaluating faulty circuit behavior. This paper presents a macro modeling approach for mixed-signal circuits through a case study of voltage controlled oscillators (VCOs) used in PLLs. The evaluated BIST technique is the measurement of the phase transfer function from the input to the output. This requires a long transient simulation due to the need to capture the high frequency behavior of the PLL while covering the settling time of the low-frequency filter and VCO input. As the ratio of the output to the input frequency increases, simulation time also increases, making the analyses prohibitively expensive for some cases. In this paper, we build a MATLAB/Simulink model of the VCO and PLL, which is also designed and simulated at the transistor level using the FinFET technology. By modeling free running frequency, sensitivity, duty cycle, non-linearity, and phase noise characteristic of the VCO, we show that both PLL simulations, one using Spice, and one using the proposed macromodeling technique along with Simulink, match in response whereas the proposed approach only takes a fraction of time of Spice simulations.

Original languageEnglish (US)
Title of host publication27th North Atlantic Test Workshop, NATW 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1-6
Number of pages6
ISBN (Electronic)9781538664001
DOIs
StatePublished - Jun 19 2018
Event27th North Atlantic Test Workshop, NATW 2018 - Essex, United States
Duration: May 7 2018May 9 2018

Other

Other27th North Atlantic Test Workshop, NATW 2018
CountryUnited States
CityEssex
Period5/7/185/9/18

Fingerprint

Fault Simulation
Process Variation
Variable frequency oscillators
Built-in self test
Built-in Self-test
Analogue
Voltage
Networks (circuits)
Mixed Mode
Simulation
Fault
Computer hardware description languages
Phase noise
Phase Noise
Simulink
MATLAB
Output
Transfer functions
Macros
Matlab/Simulink

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Modeling and Simulation
  • Safety, Risk, Reliability and Quality

Cite this

Ince, M., Yilmaz, E., & Ozev, S. (2018). Enabling fast process variation and fault simulation through macromodelling of analog components. In 27th North Atlantic Test Workshop, NATW 2018 (pp. 1-6). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/NATW.2018.8388861

Enabling fast process variation and fault simulation through macromodelling of analog components. / Ince, Mehmet; Yilmaz, Ender; Ozev, Sule.

27th North Atlantic Test Workshop, NATW 2018. Institute of Electrical and Electronics Engineers Inc., 2018. p. 1-6.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ince, M, Yilmaz, E & Ozev, S 2018, Enabling fast process variation and fault simulation through macromodelling of analog components. in 27th North Atlantic Test Workshop, NATW 2018. Institute of Electrical and Electronics Engineers Inc., pp. 1-6, 27th North Atlantic Test Workshop, NATW 2018, Essex, United States, 5/7/18. https://doi.org/10.1109/NATW.2018.8388861
Ince M, Yilmaz E, Ozev S. Enabling fast process variation and fault simulation through macromodelling of analog components. In 27th North Atlantic Test Workshop, NATW 2018. Institute of Electrical and Electronics Engineers Inc. 2018. p. 1-6 https://doi.org/10.1109/NATW.2018.8388861
Ince, Mehmet ; Yilmaz, Ender ; Ozev, Sule. / Enabling fast process variation and fault simulation through macromodelling of analog components. 27th North Atlantic Test Workshop, NATW 2018. Institute of Electrical and Electronics Engineers Inc., 2018. pp. 1-6
@inproceedings{dc4c12f989d84c6f98c1e4af0cf5e778,
title = "Enabling fast process variation and fault simulation through macromodelling of analog components",
abstract = "With the advent of built-in self-test (BIST) in analog and RF circuits, it is essential that the fault coverage of potential BIST solutions be evaluated before they are deployed. However, large scale fault simulations are often infeasible even when considering the extensive computational power available today. Fault simulations are more challenging for devices that contain frequency transformation, such as phased locked loops (PLLs) or mixers. Thus, a mixed-mode simulation is necessary that captures fault behavior at the lower levels of the hierarchy and propagates this information to the system-level. Mixed-mode simulators, such as Verilog-A, can be used for evaluating nominal circuit behavior but falls short when evaluating faulty circuit behavior. This paper presents a macro modeling approach for mixed-signal circuits through a case study of voltage controlled oscillators (VCOs) used in PLLs. The evaluated BIST technique is the measurement of the phase transfer function from the input to the output. This requires a long transient simulation due to the need to capture the high frequency behavior of the PLL while covering the settling time of the low-frequency filter and VCO input. As the ratio of the output to the input frequency increases, simulation time also increases, making the analyses prohibitively expensive for some cases. In this paper, we build a MATLAB/Simulink model of the VCO and PLL, which is also designed and simulated at the transistor level using the FinFET technology. By modeling free running frequency, sensitivity, duty cycle, non-linearity, and phase noise characteristic of the VCO, we show that both PLL simulations, one using Spice, and one using the proposed macromodeling technique along with Simulink, match in response whereas the proposed approach only takes a fraction of time of Spice simulations.",
author = "Mehmet Ince and Ender Yilmaz and Sule Ozev",
year = "2018",
month = "6",
day = "19",
doi = "10.1109/NATW.2018.8388861",
language = "English (US)",
pages = "1--6",
booktitle = "27th North Atlantic Test Workshop, NATW 2018",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Enabling fast process variation and fault simulation through macromodelling of analog components

AU - Ince, Mehmet

AU - Yilmaz, Ender

AU - Ozev, Sule

PY - 2018/6/19

Y1 - 2018/6/19

N2 - With the advent of built-in self-test (BIST) in analog and RF circuits, it is essential that the fault coverage of potential BIST solutions be evaluated before they are deployed. However, large scale fault simulations are often infeasible even when considering the extensive computational power available today. Fault simulations are more challenging for devices that contain frequency transformation, such as phased locked loops (PLLs) or mixers. Thus, a mixed-mode simulation is necessary that captures fault behavior at the lower levels of the hierarchy and propagates this information to the system-level. Mixed-mode simulators, such as Verilog-A, can be used for evaluating nominal circuit behavior but falls short when evaluating faulty circuit behavior. This paper presents a macro modeling approach for mixed-signal circuits through a case study of voltage controlled oscillators (VCOs) used in PLLs. The evaluated BIST technique is the measurement of the phase transfer function from the input to the output. This requires a long transient simulation due to the need to capture the high frequency behavior of the PLL while covering the settling time of the low-frequency filter and VCO input. As the ratio of the output to the input frequency increases, simulation time also increases, making the analyses prohibitively expensive for some cases. In this paper, we build a MATLAB/Simulink model of the VCO and PLL, which is also designed and simulated at the transistor level using the FinFET technology. By modeling free running frequency, sensitivity, duty cycle, non-linearity, and phase noise characteristic of the VCO, we show that both PLL simulations, one using Spice, and one using the proposed macromodeling technique along with Simulink, match in response whereas the proposed approach only takes a fraction of time of Spice simulations.

AB - With the advent of built-in self-test (BIST) in analog and RF circuits, it is essential that the fault coverage of potential BIST solutions be evaluated before they are deployed. However, large scale fault simulations are often infeasible even when considering the extensive computational power available today. Fault simulations are more challenging for devices that contain frequency transformation, such as phased locked loops (PLLs) or mixers. Thus, a mixed-mode simulation is necessary that captures fault behavior at the lower levels of the hierarchy and propagates this information to the system-level. Mixed-mode simulators, such as Verilog-A, can be used for evaluating nominal circuit behavior but falls short when evaluating faulty circuit behavior. This paper presents a macro modeling approach for mixed-signal circuits through a case study of voltage controlled oscillators (VCOs) used in PLLs. The evaluated BIST technique is the measurement of the phase transfer function from the input to the output. This requires a long transient simulation due to the need to capture the high frequency behavior of the PLL while covering the settling time of the low-frequency filter and VCO input. As the ratio of the output to the input frequency increases, simulation time also increases, making the analyses prohibitively expensive for some cases. In this paper, we build a MATLAB/Simulink model of the VCO and PLL, which is also designed and simulated at the transistor level using the FinFET technology. By modeling free running frequency, sensitivity, duty cycle, non-linearity, and phase noise characteristic of the VCO, we show that both PLL simulations, one using Spice, and one using the proposed macromodeling technique along with Simulink, match in response whereas the proposed approach only takes a fraction of time of Spice simulations.

UR - http://www.scopus.com/inward/record.url?scp=85050212906&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85050212906&partnerID=8YFLogxK

U2 - 10.1109/NATW.2018.8388861

DO - 10.1109/NATW.2018.8388861

M3 - Conference contribution

AN - SCOPUS:85050212906

SP - 1

EP - 6

BT - 27th North Atlantic Test Workshop, NATW 2018

PB - Institute of Electrical and Electronics Engineers Inc.

ER -