Emerging COTS architecture support for real-time TSN ethernet

James Coleman, Sara Almalih, Alexander Slota, Yann-Hang Lee

Research output: Contribution to conferencePaper

Abstract

The IEEE family of standards referred to as Time Sensitive Networking (TSN) is gaining popularity in many real-time embedded applications, including industrial automation and automotive. Based on a synchronized clock at the network layer, the TSN standards aim at deterministic behavior of message communication over an Ethernet. However, the data access time between a CPU and its network interface may be affected by the contention for shared resources and buses at each node. Any jitter on this final segment of the communication path can have a negative impact on clock synchronization and network message transmission. In this paper, we investigate the potential performance impacts to real-time TSN Ethernet caused by the level of precision to which the network clock and the CPU clock is synchronized as well as the magnitude of transmission jitter under various load conditions. Specifically, we look into the emerging architecture features in x86 systems that are considered to be commercial-off-the-shelf (COTS) platforms for embedded applications. We show that the latest generation of COTS hardware significantly reduces the jitters of clock synchronization between the software visible clock and the network, as well as reducing the jitter from when software attempts to transmit an Ethernet frame to when it actually appears on the wire. As a consequence, a significant performance improvement for software applications utilizing real-time TSN Ethernet can be attained in the emerging COTS systems.

Original languageEnglish (US)
Pages258-265
Number of pages8
DOIs
StatePublished - Jan 1 2019
Event34th Annual ACM Symposium on Applied Computing, SAC 2019 - Limassol, Cyprus
Duration: Apr 8 2019Apr 12 2019

Conference

Conference34th Annual ACM Symposium on Applied Computing, SAC 2019
CountryCyprus
CityLimassol
Period4/8/194/12/19

Fingerprint

Ethernet
Clocks
Jitter
Program processors
Synchronization
Network layers
Communication
Application programs
Industrial applications
Interfaces (computer)
Automation
Wire
Hardware

Keywords

  • Clock synchronization
  • PTM on PCI Express
  • Real-time TSN Ethernet
  • Time Triggering

ASJC Scopus subject areas

  • Software

Cite this

Coleman, J., Almalih, S., Slota, A., & Lee, Y-H. (2019). Emerging COTS architecture support for real-time TSN ethernet. 258-265. Paper presented at 34th Annual ACM Symposium on Applied Computing, SAC 2019, Limassol, Cyprus. https://doi.org/10.1145/3297280.3297542

Emerging COTS architecture support for real-time TSN ethernet. / Coleman, James; Almalih, Sara; Slota, Alexander; Lee, Yann-Hang.

2019. 258-265 Paper presented at 34th Annual ACM Symposium on Applied Computing, SAC 2019, Limassol, Cyprus.

Research output: Contribution to conferencePaper

Coleman, J, Almalih, S, Slota, A & Lee, Y-H 2019, 'Emerging COTS architecture support for real-time TSN ethernet' Paper presented at 34th Annual ACM Symposium on Applied Computing, SAC 2019, Limassol, Cyprus, 4/8/19 - 4/12/19, pp. 258-265. https://doi.org/10.1145/3297280.3297542
Coleman J, Almalih S, Slota A, Lee Y-H. Emerging COTS architecture support for real-time TSN ethernet. 2019. Paper presented at 34th Annual ACM Symposium on Applied Computing, SAC 2019, Limassol, Cyprus. https://doi.org/10.1145/3297280.3297542
Coleman, James ; Almalih, Sara ; Slota, Alexander ; Lee, Yann-Hang. / Emerging COTS architecture support for real-time TSN ethernet. Paper presented at 34th Annual ACM Symposium on Applied Computing, SAC 2019, Limassol, Cyprus.8 p.
@conference{ade3a9907ed747bd80ccabd525e23657,
title = "Emerging COTS architecture support for real-time TSN ethernet",
abstract = "The IEEE family of standards referred to as Time Sensitive Networking (TSN) is gaining popularity in many real-time embedded applications, including industrial automation and automotive. Based on a synchronized clock at the network layer, the TSN standards aim at deterministic behavior of message communication over an Ethernet. However, the data access time between a CPU and its network interface may be affected by the contention for shared resources and buses at each node. Any jitter on this final segment of the communication path can have a negative impact on clock synchronization and network message transmission. In this paper, we investigate the potential performance impacts to real-time TSN Ethernet caused by the level of precision to which the network clock and the CPU clock is synchronized as well as the magnitude of transmission jitter under various load conditions. Specifically, we look into the emerging architecture features in x86 systems that are considered to be commercial-off-the-shelf (COTS) platforms for embedded applications. We show that the latest generation of COTS hardware significantly reduces the jitters of clock synchronization between the software visible clock and the network, as well as reducing the jitter from when software attempts to transmit an Ethernet frame to when it actually appears on the wire. As a consequence, a significant performance improvement for software applications utilizing real-time TSN Ethernet can be attained in the emerging COTS systems.",
keywords = "Clock synchronization, PTM on PCI Express, Real-time TSN Ethernet, Time Triggering",
author = "James Coleman and Sara Almalih and Alexander Slota and Yann-Hang Lee",
year = "2019",
month = "1",
day = "1",
doi = "10.1145/3297280.3297542",
language = "English (US)",
pages = "258--265",
note = "34th Annual ACM Symposium on Applied Computing, SAC 2019 ; Conference date: 08-04-2019 Through 12-04-2019",

}

TY - CONF

T1 - Emerging COTS architecture support for real-time TSN ethernet

AU - Coleman, James

AU - Almalih, Sara

AU - Slota, Alexander

AU - Lee, Yann-Hang

PY - 2019/1/1

Y1 - 2019/1/1

N2 - The IEEE family of standards referred to as Time Sensitive Networking (TSN) is gaining popularity in many real-time embedded applications, including industrial automation and automotive. Based on a synchronized clock at the network layer, the TSN standards aim at deterministic behavior of message communication over an Ethernet. However, the data access time between a CPU and its network interface may be affected by the contention for shared resources and buses at each node. Any jitter on this final segment of the communication path can have a negative impact on clock synchronization and network message transmission. In this paper, we investigate the potential performance impacts to real-time TSN Ethernet caused by the level of precision to which the network clock and the CPU clock is synchronized as well as the magnitude of transmission jitter under various load conditions. Specifically, we look into the emerging architecture features in x86 systems that are considered to be commercial-off-the-shelf (COTS) platforms for embedded applications. We show that the latest generation of COTS hardware significantly reduces the jitters of clock synchronization between the software visible clock and the network, as well as reducing the jitter from when software attempts to transmit an Ethernet frame to when it actually appears on the wire. As a consequence, a significant performance improvement for software applications utilizing real-time TSN Ethernet can be attained in the emerging COTS systems.

AB - The IEEE family of standards referred to as Time Sensitive Networking (TSN) is gaining popularity in many real-time embedded applications, including industrial automation and automotive. Based on a synchronized clock at the network layer, the TSN standards aim at deterministic behavior of message communication over an Ethernet. However, the data access time between a CPU and its network interface may be affected by the contention for shared resources and buses at each node. Any jitter on this final segment of the communication path can have a negative impact on clock synchronization and network message transmission. In this paper, we investigate the potential performance impacts to real-time TSN Ethernet caused by the level of precision to which the network clock and the CPU clock is synchronized as well as the magnitude of transmission jitter under various load conditions. Specifically, we look into the emerging architecture features in x86 systems that are considered to be commercial-off-the-shelf (COTS) platforms for embedded applications. We show that the latest generation of COTS hardware significantly reduces the jitters of clock synchronization between the software visible clock and the network, as well as reducing the jitter from when software attempts to transmit an Ethernet frame to when it actually appears on the wire. As a consequence, a significant performance improvement for software applications utilizing real-time TSN Ethernet can be attained in the emerging COTS systems.

KW - Clock synchronization

KW - PTM on PCI Express

KW - Real-time TSN Ethernet

KW - Time Triggering

UR - http://www.scopus.com/inward/record.url?scp=85065652881&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85065652881&partnerID=8YFLogxK

U2 - 10.1145/3297280.3297542

DO - 10.1145/3297280.3297542

M3 - Paper

SP - 258

EP - 265

ER -