Efficient VLSI implementation of bit plane coder of JPEG2000

Kishore Andra, Tinku Acharya, Chaitali Chakrabarti

Research output: Chapter in Book/Report/Conference proceedingConference contribution

20 Citations (Scopus)

Abstract

To overcome many drawbacks in the current JPEG standard for still image compression, a new standard, JPEG2000, is under development by the International Standard Organization. Embedded bit plane coding is the heart of the JPEG2000 encoder. This encoder is more complex and has significantly higher computational requirements compared to the entropy encoding in current JPEG standard. Because of the inherent bit-wise processing of the entropy encoder in JPEG2000, memory traffic is a substantial component in software implementation. However, in hardware implementation, the lookup tables can be mapped to logic gates and memory accesses for the state bit computation can be reduced significantly by careful design. In this paper, we present an efficient VLSI architecture for embedded bit-plane coding in JPEG2000 that reduces the number of memory accesses. To better understand the interaction of this architecture with the rest of the coder, we also present a system level architecture for efficient implementation of JPEG2000 in hardware.

Original languageEnglish (US)
Title of host publicationProceedings of SPIE - The International Society for Optical Engineering
EditorsA.G. Tescher
Pages246-257
Number of pages12
Volume4472
DOIs
StatePublished - 2001
EventApplications for Digital Image Processing XXIV - San Diego, CA, United States
Duration: Jul 31 2001Aug 3 2001

Other

OtherApplications for Digital Image Processing XXIV
CountryUnited States
CitySan Diego, CA
Period7/31/018/3/01

Fingerprint

very large scale integration
coders
coding
Data storage equipment
hardware
Entropy
entropy
Table lookup
Logic gates
Image compression
Computer hardware
traffic
logic
computer programs
Hardware
requirements
Processing
interactions

Keywords

  • Bit plane coding
  • EBCOT architecture
  • JPEG2000

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Condensed Matter Physics

Cite this

Andra, K., Acharya, T., & Chakrabarti, C. (2001). Efficient VLSI implementation of bit plane coder of JPEG2000. In A. G. Tescher (Ed.), Proceedings of SPIE - The International Society for Optical Engineering (Vol. 4472, pp. 246-257) https://doi.org/10.1117/12.449757

Efficient VLSI implementation of bit plane coder of JPEG2000. / Andra, Kishore; Acharya, Tinku; Chakrabarti, Chaitali.

Proceedings of SPIE - The International Society for Optical Engineering. ed. / A.G. Tescher. Vol. 4472 2001. p. 246-257.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Andra, K, Acharya, T & Chakrabarti, C 2001, Efficient VLSI implementation of bit plane coder of JPEG2000. in AG Tescher (ed.), Proceedings of SPIE - The International Society for Optical Engineering. vol. 4472, pp. 246-257, Applications for Digital Image Processing XXIV, San Diego, CA, United States, 7/31/01. https://doi.org/10.1117/12.449757
Andra K, Acharya T, Chakrabarti C. Efficient VLSI implementation of bit plane coder of JPEG2000. In Tescher AG, editor, Proceedings of SPIE - The International Society for Optical Engineering. Vol. 4472. 2001. p. 246-257 https://doi.org/10.1117/12.449757
Andra, Kishore ; Acharya, Tinku ; Chakrabarti, Chaitali. / Efficient VLSI implementation of bit plane coder of JPEG2000. Proceedings of SPIE - The International Society for Optical Engineering. editor / A.G. Tescher. Vol. 4472 2001. pp. 246-257
@inproceedings{5a81d9d0c7404a6aaf11552ad601303b,
title = "Efficient VLSI implementation of bit plane coder of JPEG2000",
abstract = "To overcome many drawbacks in the current JPEG standard for still image compression, a new standard, JPEG2000, is under development by the International Standard Organization. Embedded bit plane coding is the heart of the JPEG2000 encoder. This encoder is more complex and has significantly higher computational requirements compared to the entropy encoding in current JPEG standard. Because of the inherent bit-wise processing of the entropy encoder in JPEG2000, memory traffic is a substantial component in software implementation. However, in hardware implementation, the lookup tables can be mapped to logic gates and memory accesses for the state bit computation can be reduced significantly by careful design. In this paper, we present an efficient VLSI architecture for embedded bit-plane coding in JPEG2000 that reduces the number of memory accesses. To better understand the interaction of this architecture with the rest of the coder, we also present a system level architecture for efficient implementation of JPEG2000 in hardware.",
keywords = "Bit plane coding, EBCOT architecture, JPEG2000",
author = "Kishore Andra and Tinku Acharya and Chaitali Chakrabarti",
year = "2001",
doi = "10.1117/12.449757",
language = "English (US)",
volume = "4472",
pages = "246--257",
editor = "A.G. Tescher",
booktitle = "Proceedings of SPIE - The International Society for Optical Engineering",

}

TY - GEN

T1 - Efficient VLSI implementation of bit plane coder of JPEG2000

AU - Andra, Kishore

AU - Acharya, Tinku

AU - Chakrabarti, Chaitali

PY - 2001

Y1 - 2001

N2 - To overcome many drawbacks in the current JPEG standard for still image compression, a new standard, JPEG2000, is under development by the International Standard Organization. Embedded bit plane coding is the heart of the JPEG2000 encoder. This encoder is more complex and has significantly higher computational requirements compared to the entropy encoding in current JPEG standard. Because of the inherent bit-wise processing of the entropy encoder in JPEG2000, memory traffic is a substantial component in software implementation. However, in hardware implementation, the lookup tables can be mapped to logic gates and memory accesses for the state bit computation can be reduced significantly by careful design. In this paper, we present an efficient VLSI architecture for embedded bit-plane coding in JPEG2000 that reduces the number of memory accesses. To better understand the interaction of this architecture with the rest of the coder, we also present a system level architecture for efficient implementation of JPEG2000 in hardware.

AB - To overcome many drawbacks in the current JPEG standard for still image compression, a new standard, JPEG2000, is under development by the International Standard Organization. Embedded bit plane coding is the heart of the JPEG2000 encoder. This encoder is more complex and has significantly higher computational requirements compared to the entropy encoding in current JPEG standard. Because of the inherent bit-wise processing of the entropy encoder in JPEG2000, memory traffic is a substantial component in software implementation. However, in hardware implementation, the lookup tables can be mapped to logic gates and memory accesses for the state bit computation can be reduced significantly by careful design. In this paper, we present an efficient VLSI architecture for embedded bit-plane coding in JPEG2000 that reduces the number of memory accesses. To better understand the interaction of this architecture with the rest of the coder, we also present a system level architecture for efficient implementation of JPEG2000 in hardware.

KW - Bit plane coding

KW - EBCOT architecture

KW - JPEG2000

UR - http://www.scopus.com/inward/record.url?scp=0035763275&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035763275&partnerID=8YFLogxK

U2 - 10.1117/12.449757

DO - 10.1117/12.449757

M3 - Conference contribution

AN - SCOPUS:0035763275

VL - 4472

SP - 246

EP - 257

BT - Proceedings of SPIE - The International Society for Optical Engineering

A2 - Tescher, A.G.

ER -