Efficient realizations of the discrete and continuous wavelet transforms: from single chip implementations to mappings on SIMD array computers

Chaitali Chakrabarti, Mohan Vishwanath

Research output: Contribution to journalArticle

155 Citations (Scopus)

Abstract

This paper presents a wide range of algorithms and architectures for computing the 1-D and 2-D discrete wavelet transform (DWT) and the 1-D and 2-D continuous wavelet transform (CWT). The algorithms and architectures presented here are independent of the size and nature of the wavelet function. New on-line algorithms are proposed for the DWT and the CWT that require significantly small storage. The proposed systolic array and the parallel filter architectures implement these on-line algorithms and are optimal both with respect to area and time (under the word-serial model). Moreover, these architectures are very regular and support single chip implementations in VLSI. The proposed SIMD architectures implement the existing pyramid and a'trous algorithms and are optimal with respect to time.

Original languageEnglish (US)
Pages (from-to)759-771
Number of pages13
JournalIEEE Transactions on Signal Processing
Volume43
Issue number3
DOIs
StatePublished - Mar 1995

Fingerprint

Wavelet transforms
Discrete wavelet transforms
Systolic arrays

ASJC Scopus subject areas

  • Signal Processing
  • Electrical and Electronic Engineering

Cite this

@article{6afeb53c27074c19b1b3b624ba66a32a,
title = "Efficient realizations of the discrete and continuous wavelet transforms: from single chip implementations to mappings on SIMD array computers",
abstract = "This paper presents a wide range of algorithms and architectures for computing the 1-D and 2-D discrete wavelet transform (DWT) and the 1-D and 2-D continuous wavelet transform (CWT). The algorithms and architectures presented here are independent of the size and nature of the wavelet function. New on-line algorithms are proposed for the DWT and the CWT that require significantly small storage. The proposed systolic array and the parallel filter architectures implement these on-line algorithms and are optimal both with respect to area and time (under the word-serial model). Moreover, these architectures are very regular and support single chip implementations in VLSI. The proposed SIMD architectures implement the existing pyramid and a'trous algorithms and are optimal with respect to time.",
author = "Chaitali Chakrabarti and Mohan Vishwanath",
year = "1995",
month = "3",
doi = "10.1109/78.370630",
language = "English (US)",
volume = "43",
pages = "759--771",
journal = "IEEE Transactions on Signal Processing",
issn = "1053-587X",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

TY - JOUR

T1 - Efficient realizations of the discrete and continuous wavelet transforms

T2 - from single chip implementations to mappings on SIMD array computers

AU - Chakrabarti, Chaitali

AU - Vishwanath, Mohan

PY - 1995/3

Y1 - 1995/3

N2 - This paper presents a wide range of algorithms and architectures for computing the 1-D and 2-D discrete wavelet transform (DWT) and the 1-D and 2-D continuous wavelet transform (CWT). The algorithms and architectures presented here are independent of the size and nature of the wavelet function. New on-line algorithms are proposed for the DWT and the CWT that require significantly small storage. The proposed systolic array and the parallel filter architectures implement these on-line algorithms and are optimal both with respect to area and time (under the word-serial model). Moreover, these architectures are very regular and support single chip implementations in VLSI. The proposed SIMD architectures implement the existing pyramid and a'trous algorithms and are optimal with respect to time.

AB - This paper presents a wide range of algorithms and architectures for computing the 1-D and 2-D discrete wavelet transform (DWT) and the 1-D and 2-D continuous wavelet transform (CWT). The algorithms and architectures presented here are independent of the size and nature of the wavelet function. New on-line algorithms are proposed for the DWT and the CWT that require significantly small storage. The proposed systolic array and the parallel filter architectures implement these on-line algorithms and are optimal both with respect to area and time (under the word-serial model). Moreover, these architectures are very regular and support single chip implementations in VLSI. The proposed SIMD architectures implement the existing pyramid and a'trous algorithms and are optimal with respect to time.

UR - http://www.scopus.com/inward/record.url?scp=0029271471&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029271471&partnerID=8YFLogxK

U2 - 10.1109/78.370630

DO - 10.1109/78.370630

M3 - Article

AN - SCOPUS:0029271471

VL - 43

SP - 759

EP - 771

JO - IEEE Transactions on Signal Processing

JF - IEEE Transactions on Signal Processing

SN - 1053-587X

IS - 3

ER -