Efficiency optimization design of DC-DC solid state transformer based on modular multilevel converters

Lei Zhang, Zhe Zhao, Jiangchao Qin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

In the recent decade, the solid-state transformer (SST) has been extensively investigated for the distribution systems. The basic idea of SST is to reduce the volume and weight of power transformer, as well as improve controllability and power quality of power systems. Among the existing SST topologies, modular multilevel converters (MMCs)-based SST is very promising due to its modularity and scalability, specifically for medium/high-voltage applications. Compared to the conventional full-bridge or half-bridge converters, MMC can generate controllable multilevel excitation ac voltage and potentially improve efficiency and controllability. In this paper, to minimize power losses, an optimization design strategy is proposed based on the optimum multilevel excitation voltage and optimum blocking voltage of semiconductor devices. The power losses are evaluated and compared based on semiconductor losses and core losses. The study results show that 1.2 kV and 1.7 kV Si IGBTs and 1.2 kV SiC MOSFET produce the minimum power losses under the selected multilevel excitation voltage. The study results also show the MMC-SST with the proposed optimization strategy has higher efficiency than the SST based on cascaded configuration.

Original languageEnglish (US)
Title of host publication2017 IEEE Energy Conversion Congress and Exposition, ECCE 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages3508-3513
Number of pages6
Volume2017-January
ISBN (Electronic)9781509029983
DOIs
StatePublished - Nov 3 2017
Event9th Annual IEEE Energy Conversion Congress and Exposition, ECCE 2017 - Cincinnati, United States
Duration: Oct 1 2017Oct 5 2017

Other

Other9th Annual IEEE Energy Conversion Congress and Exposition, ECCE 2017
CountryUnited States
CityCincinnati
Period10/1/1710/5/17

Fingerprint

Optimization Design
Transformer
Converter
Voltage
Electric potential
Excitation
Controllability
Power Transformer
Power Quality
MOSFET
Semiconductor Devices
Power transformers
Insulated gate bipolar transistors (IGBT)
Distribution System
Power quality
Semiconductor devices
Modularity
Power System
High Efficiency
Design optimization

Keywords

  • Medium/high-frequency transformers
  • Modular Multilevel Converter (MMC)
  • Optimization design
  • Optimum blocking voltage
  • Optimum multilevel excitation voltage
  • Solid State Transformer (SST)

ASJC Scopus subject areas

  • Energy Engineering and Power Technology
  • Electrical and Electronic Engineering
  • Renewable Energy, Sustainability and the Environment
  • Control and Optimization

Cite this

Zhang, L., Zhao, Z., & Qin, J. (2017). Efficiency optimization design of DC-DC solid state transformer based on modular multilevel converters. In 2017 IEEE Energy Conversion Congress and Exposition, ECCE 2017 (Vol. 2017-January, pp. 3508-3513). [8096626] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ECCE.2017.8096626

Efficiency optimization design of DC-DC solid state transformer based on modular multilevel converters. / Zhang, Lei; Zhao, Zhe; Qin, Jiangchao.

2017 IEEE Energy Conversion Congress and Exposition, ECCE 2017. Vol. 2017-January Institute of Electrical and Electronics Engineers Inc., 2017. p. 3508-3513 8096626.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zhang, L, Zhao, Z & Qin, J 2017, Efficiency optimization design of DC-DC solid state transformer based on modular multilevel converters. in 2017 IEEE Energy Conversion Congress and Exposition, ECCE 2017. vol. 2017-January, 8096626, Institute of Electrical and Electronics Engineers Inc., pp. 3508-3513, 9th Annual IEEE Energy Conversion Congress and Exposition, ECCE 2017, Cincinnati, United States, 10/1/17. https://doi.org/10.1109/ECCE.2017.8096626
Zhang L, Zhao Z, Qin J. Efficiency optimization design of DC-DC solid state transformer based on modular multilevel converters. In 2017 IEEE Energy Conversion Congress and Exposition, ECCE 2017. Vol. 2017-January. Institute of Electrical and Electronics Engineers Inc. 2017. p. 3508-3513. 8096626 https://doi.org/10.1109/ECCE.2017.8096626
Zhang, Lei ; Zhao, Zhe ; Qin, Jiangchao. / Efficiency optimization design of DC-DC solid state transformer based on modular multilevel converters. 2017 IEEE Energy Conversion Congress and Exposition, ECCE 2017. Vol. 2017-January Institute of Electrical and Electronics Engineers Inc., 2017. pp. 3508-3513
@inproceedings{400211f96e0a4c118134aa56131caa43,
title = "Efficiency optimization design of DC-DC solid state transformer based on modular multilevel converters",
abstract = "In the recent decade, the solid-state transformer (SST) has been extensively investigated for the distribution systems. The basic idea of SST is to reduce the volume and weight of power transformer, as well as improve controllability and power quality of power systems. Among the existing SST topologies, modular multilevel converters (MMCs)-based SST is very promising due to its modularity and scalability, specifically for medium/high-voltage applications. Compared to the conventional full-bridge or half-bridge converters, MMC can generate controllable multilevel excitation ac voltage and potentially improve efficiency and controllability. In this paper, to minimize power losses, an optimization design strategy is proposed based on the optimum multilevel excitation voltage and optimum blocking voltage of semiconductor devices. The power losses are evaluated and compared based on semiconductor losses and core losses. The study results show that 1.2 kV and 1.7 kV Si IGBTs and 1.2 kV SiC MOSFET produce the minimum power losses under the selected multilevel excitation voltage. The study results also show the MMC-SST with the proposed optimization strategy has higher efficiency than the SST based on cascaded configuration.",
keywords = "Medium/high-frequency transformers, Modular Multilevel Converter (MMC), Optimization design, Optimum blocking voltage, Optimum multilevel excitation voltage, Solid State Transformer (SST)",
author = "Lei Zhang and Zhe Zhao and Jiangchao Qin",
year = "2017",
month = "11",
day = "3",
doi = "10.1109/ECCE.2017.8096626",
language = "English (US)",
volume = "2017-January",
pages = "3508--3513",
booktitle = "2017 IEEE Energy Conversion Congress and Exposition, ECCE 2017",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

TY - GEN

T1 - Efficiency optimization design of DC-DC solid state transformer based on modular multilevel converters

AU - Zhang, Lei

AU - Zhao, Zhe

AU - Qin, Jiangchao

PY - 2017/11/3

Y1 - 2017/11/3

N2 - In the recent decade, the solid-state transformer (SST) has been extensively investigated for the distribution systems. The basic idea of SST is to reduce the volume and weight of power transformer, as well as improve controllability and power quality of power systems. Among the existing SST topologies, modular multilevel converters (MMCs)-based SST is very promising due to its modularity and scalability, specifically for medium/high-voltage applications. Compared to the conventional full-bridge or half-bridge converters, MMC can generate controllable multilevel excitation ac voltage and potentially improve efficiency and controllability. In this paper, to minimize power losses, an optimization design strategy is proposed based on the optimum multilevel excitation voltage and optimum blocking voltage of semiconductor devices. The power losses are evaluated and compared based on semiconductor losses and core losses. The study results show that 1.2 kV and 1.7 kV Si IGBTs and 1.2 kV SiC MOSFET produce the minimum power losses under the selected multilevel excitation voltage. The study results also show the MMC-SST with the proposed optimization strategy has higher efficiency than the SST based on cascaded configuration.

AB - In the recent decade, the solid-state transformer (SST) has been extensively investigated for the distribution systems. The basic idea of SST is to reduce the volume and weight of power transformer, as well as improve controllability and power quality of power systems. Among the existing SST topologies, modular multilevel converters (MMCs)-based SST is very promising due to its modularity and scalability, specifically for medium/high-voltage applications. Compared to the conventional full-bridge or half-bridge converters, MMC can generate controllable multilevel excitation ac voltage and potentially improve efficiency and controllability. In this paper, to minimize power losses, an optimization design strategy is proposed based on the optimum multilevel excitation voltage and optimum blocking voltage of semiconductor devices. The power losses are evaluated and compared based on semiconductor losses and core losses. The study results show that 1.2 kV and 1.7 kV Si IGBTs and 1.2 kV SiC MOSFET produce the minimum power losses under the selected multilevel excitation voltage. The study results also show the MMC-SST with the proposed optimization strategy has higher efficiency than the SST based on cascaded configuration.

KW - Medium/high-frequency transformers

KW - Modular Multilevel Converter (MMC)

KW - Optimization design

KW - Optimum blocking voltage

KW - Optimum multilevel excitation voltage

KW - Solid State Transformer (SST)

UR - http://www.scopus.com/inward/record.url?scp=85041437758&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85041437758&partnerID=8YFLogxK

U2 - 10.1109/ECCE.2017.8096626

DO - 10.1109/ECCE.2017.8096626

M3 - Conference contribution

AN - SCOPUS:85041437758

VL - 2017-January

SP - 3508

EP - 3513

BT - 2017 IEEE Energy Conversion Congress and Exposition, ECCE 2017

PB - Institute of Electrical and Electronics Engineers Inc.

ER -