Effective on-chip inductance modeling for multiple signal lines and application to repeater insertion

Yu Cao, Xuejue Huang, Norman H. Chang, Shen Lin, O. Sam Nakagawa, Weize Xie, Dennis Sylvester, Chenming Hu

Research output: Contribution to journalArticle

23 Citations (Scopus)

Abstract

A new approach to handle induct effects for multiple signal lines is presented. The worst-case switching pattern is first identified. Then a numerical approach is used to model the effective loop inductance (Leff)) for multiple lines. Based on a look-up table for Leff, an equivalent single line model can be generated to decouple a specific signal line from the others to perform static timing analysis. Compared to the use of full RLC netlists for multiple lines, this approach greatly improves the computational efficiency and maintains accuracy for timing and signal integrity analysis. We apply these models to repeater insertion in critical paths and find that, for a single line, the RLC model minimizes delay with fewer number of repeaters than RC model. However, for multiple lines, we find that same number of repeaters is inserted for optimal delay according to both the RC and RLC models.

Original languageEnglish (US)
Pages (from-to)799-805
Number of pages7
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume10
Issue number6
DOIs
StatePublished - Dec 2002
Externally publishedYes

Fingerprint

Telecommunication repeaters
Inductance
Computational efficiency

Keywords

  • Delay
  • Effective loop inductance
  • Inductance
  • Interconnect
  • Repeater insertion
  • Timing analysis

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Effective on-chip inductance modeling for multiple signal lines and application to repeater insertion. / Cao, Yu; Huang, Xuejue; Chang, Norman H.; Lin, Shen; Nakagawa, O. Sam; Xie, Weize; Sylvester, Dennis; Hu, Chenming.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 10, No. 6, 12.2002, p. 799-805.

Research output: Contribution to journalArticle

Cao, Yu ; Huang, Xuejue ; Chang, Norman H. ; Lin, Shen ; Nakagawa, O. Sam ; Xie, Weize ; Sylvester, Dennis ; Hu, Chenming. / Effective on-chip inductance modeling for multiple signal lines and application to repeater insertion. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2002 ; Vol. 10, No. 6. pp. 799-805.
@article{357e5c1a64be4157b603630eb6dbd4f3,
title = "Effective on-chip inductance modeling for multiple signal lines and application to repeater insertion",
abstract = "A new approach to handle induct effects for multiple signal lines is presented. The worst-case switching pattern is first identified. Then a numerical approach is used to model the effective loop inductance (Leff)) for multiple lines. Based on a look-up table for Leff, an equivalent single line model can be generated to decouple a specific signal line from the others to perform static timing analysis. Compared to the use of full RLC netlists for multiple lines, this approach greatly improves the computational efficiency and maintains accuracy for timing and signal integrity analysis. We apply these models to repeater insertion in critical paths and find that, for a single line, the RLC model minimizes delay with fewer number of repeaters than RC model. However, for multiple lines, we find that same number of repeaters is inserted for optimal delay according to both the RC and RLC models.",
keywords = "Delay, Effective loop inductance, Inductance, Interconnect, Repeater insertion, Timing analysis",
author = "Yu Cao and Xuejue Huang and Chang, {Norman H.} and Shen Lin and Nakagawa, {O. Sam} and Weize Xie and Dennis Sylvester and Chenming Hu",
year = "2002",
month = "12",
doi = "10.1109/TVLSI.2002.808426",
language = "English (US)",
volume = "10",
pages = "799--805",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "6",

}

TY - JOUR

T1 - Effective on-chip inductance modeling for multiple signal lines and application to repeater insertion

AU - Cao, Yu

AU - Huang, Xuejue

AU - Chang, Norman H.

AU - Lin, Shen

AU - Nakagawa, O. Sam

AU - Xie, Weize

AU - Sylvester, Dennis

AU - Hu, Chenming

PY - 2002/12

Y1 - 2002/12

N2 - A new approach to handle induct effects for multiple signal lines is presented. The worst-case switching pattern is first identified. Then a numerical approach is used to model the effective loop inductance (Leff)) for multiple lines. Based on a look-up table for Leff, an equivalent single line model can be generated to decouple a specific signal line from the others to perform static timing analysis. Compared to the use of full RLC netlists for multiple lines, this approach greatly improves the computational efficiency and maintains accuracy for timing and signal integrity analysis. We apply these models to repeater insertion in critical paths and find that, for a single line, the RLC model minimizes delay with fewer number of repeaters than RC model. However, for multiple lines, we find that same number of repeaters is inserted for optimal delay according to both the RC and RLC models.

AB - A new approach to handle induct effects for multiple signal lines is presented. The worst-case switching pattern is first identified. Then a numerical approach is used to model the effective loop inductance (Leff)) for multiple lines. Based on a look-up table for Leff, an equivalent single line model can be generated to decouple a specific signal line from the others to perform static timing analysis. Compared to the use of full RLC netlists for multiple lines, this approach greatly improves the computational efficiency and maintains accuracy for timing and signal integrity analysis. We apply these models to repeater insertion in critical paths and find that, for a single line, the RLC model minimizes delay with fewer number of repeaters than RC model. However, for multiple lines, we find that same number of repeaters is inserted for optimal delay according to both the RC and RLC models.

KW - Delay

KW - Effective loop inductance

KW - Inductance

KW - Interconnect

KW - Repeater insertion

KW - Timing analysis

UR - http://www.scopus.com/inward/record.url?scp=0037002052&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0037002052&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2002.808426

DO - 10.1109/TVLSI.2002.808426

M3 - Article

AN - SCOPUS:0037002052

VL - 10

SP - 799

EP - 805

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 6

ER -