Effect of texturing and surface preparation on lifetime and cell performance in heterojunction silicon solar cells

Matthew Edwards, Stuart Bowden, Ujjwal Das, Michael Burrows

Research output: Contribution to journalArticle

77 Citations (Scopus)

Abstract

Heterojunction solar cells have potential for very high device voltages and currents, yet this relies on correct preparation of wafer surfaces prior to amorphous silicon (a-Si) deposition. This paper investigates the preparation of wafer surfaces by NaOH texturing and thinning prior to a-Si intrinsic layer deposition. It is found that with a CP etch or low-temperature anneal, and with correct deposition parameters, effective wafer lifetimes in excess of 1 ms can be achieved, indicating excellent surface passivation. Low reflectance achieved following wafer texturing along with high wafer lifetime led to efficiencies in finished devices as high as 17.6%.

Original languageEnglish (US)
Pages (from-to)1373-1377
Number of pages5
JournalSolar Energy Materials and Solar Cells
Volume92
Issue number11
DOIs
StatePublished - Nov 2008
Externally publishedYes

Fingerprint

Texturing
Silicon solar cells
Heterojunctions
Amorphous silicon
Passivation
Solar cells
Electric potential
Temperature

Keywords

  • Heterojunctions
  • HIT cells
  • Lifetime
  • Surface treatments
  • Texturing

ASJC Scopus subject areas

  • Renewable Energy, Sustainability and the Environment
  • Electronic, Optical and Magnetic Materials
  • Surfaces, Coatings and Films

Cite this

Effect of texturing and surface preparation on lifetime and cell performance in heterojunction silicon solar cells. / Edwards, Matthew; Bowden, Stuart; Das, Ujjwal; Burrows, Michael.

In: Solar Energy Materials and Solar Cells, Vol. 92, No. 11, 11.2008, p. 1373-1377.

Research output: Contribution to journalArticle

@article{402162b0cf5742a6b46173ab5c9851e9,
title = "Effect of texturing and surface preparation on lifetime and cell performance in heterojunction silicon solar cells",
abstract = "Heterojunction solar cells have potential for very high device voltages and currents, yet this relies on correct preparation of wafer surfaces prior to amorphous silicon (a-Si) deposition. This paper investigates the preparation of wafer surfaces by NaOH texturing and thinning prior to a-Si intrinsic layer deposition. It is found that with a CP etch or low-temperature anneal, and with correct deposition parameters, effective wafer lifetimes in excess of 1 ms can be achieved, indicating excellent surface passivation. Low reflectance achieved following wafer texturing along with high wafer lifetime led to efficiencies in finished devices as high as 17.6{\%}.",
keywords = "Heterojunctions, HIT cells, Lifetime, Surface treatments, Texturing",
author = "Matthew Edwards and Stuart Bowden and Ujjwal Das and Michael Burrows",
year = "2008",
month = "11",
doi = "10.1016/j.solmat.2008.05.011",
language = "English (US)",
volume = "92",
pages = "1373--1377",
journal = "Solar Energy Materials and Solar Cells",
issn = "0927-0248",
publisher = "Elsevier",
number = "11",

}

TY - JOUR

T1 - Effect of texturing and surface preparation on lifetime and cell performance in heterojunction silicon solar cells

AU - Edwards, Matthew

AU - Bowden, Stuart

AU - Das, Ujjwal

AU - Burrows, Michael

PY - 2008/11

Y1 - 2008/11

N2 - Heterojunction solar cells have potential for very high device voltages and currents, yet this relies on correct preparation of wafer surfaces prior to amorphous silicon (a-Si) deposition. This paper investigates the preparation of wafer surfaces by NaOH texturing and thinning prior to a-Si intrinsic layer deposition. It is found that with a CP etch or low-temperature anneal, and with correct deposition parameters, effective wafer lifetimes in excess of 1 ms can be achieved, indicating excellent surface passivation. Low reflectance achieved following wafer texturing along with high wafer lifetime led to efficiencies in finished devices as high as 17.6%.

AB - Heterojunction solar cells have potential for very high device voltages and currents, yet this relies on correct preparation of wafer surfaces prior to amorphous silicon (a-Si) deposition. This paper investigates the preparation of wafer surfaces by NaOH texturing and thinning prior to a-Si intrinsic layer deposition. It is found that with a CP etch or low-temperature anneal, and with correct deposition parameters, effective wafer lifetimes in excess of 1 ms can be achieved, indicating excellent surface passivation. Low reflectance achieved following wafer texturing along with high wafer lifetime led to efficiencies in finished devices as high as 17.6%.

KW - Heterojunctions

KW - HIT cells

KW - Lifetime

KW - Surface treatments

KW - Texturing

UR - http://www.scopus.com/inward/record.url?scp=50249145665&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=50249145665&partnerID=8YFLogxK

U2 - 10.1016/j.solmat.2008.05.011

DO - 10.1016/j.solmat.2008.05.011

M3 - Article

VL - 92

SP - 1373

EP - 1377

JO - Solar Energy Materials and Solar Cells

JF - Solar Energy Materials and Solar Cells

SN - 0927-0248

IS - 11

ER -