Dynamic calibration of feedback DAC non-linearity for a 4 th order CT sigma delta for digital hearing aids

Syed R. Naqvi; Ilker Deligoz; Sayfe Kiaei; Bertan Bakkaloglu

doi:10.1109/SOCC.2011.6085129

Dynamic calibration of feedback DAC non-linearity for a 4 ^th order CT sigma delta for digital hearing aids

Syed R. Naqvi, Ilker Deligoz, Sayfe Kiaei, Bertan Bakkaloglu

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

In this paper we present a calibration scheme for calibrating the 2 ^nd order harmonic distortion of feedback DAC used in a 4 ^th order CT-Δ. This scheme was implemented in a 0.25um CMOS process with a supply voltage of 1.2V, the 4 ^th order CT-Δ was able to achieve 68dB measured SNR, while the 2 ^nd order harmonic was reduced by about 20dB suppressing it to the thermal noise floor.

Original language	English (US)
Title of host publication	Proceedings - IEEE International SOC Conference, SOCC 2011
Pages	109-113
Number of pages	5
DOIs	https://doi.org/10.1109/SOCC.2011.6085129
State	Published - Dec 28 2011
Event	24th IEEE International System on Chip Conference, SOCC 2011 - Taipei, Taiwan, Province of China Duration: Sep 26 2011 → Sep 28 2011

Publication series

Name	International System on Chip Conference
ISSN (Print)	2164-1676
ISSN (Electronic)	2164-1706

Other

Other	24th IEEE International System on Chip Conference, SOCC 2011
Country/Territory	Taiwan, Province of China
City	Taipei
Period	9/26/11 → 9/28/11

ASJC Scopus subject areas

Hardware and Architecture
Control and Systems Engineering
Electrical and Electronic Engineering

Access to Document

10.1109/SOCC.2011.6085129

Cite this

Dynamic calibration of feedback DAC non-linearity for a 4 ^th order CT sigma delta for digital hearing aids. / Naqvi, Syed R.; Deligoz, Ilker; Kiaei, Sayfe et al.

Proceedings - IEEE International SOC Conference, SOCC 2011. 2011. p. 109-113 6085129 (International System on Chip Conference).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Naqvi, SR, Deligoz, I, Kiaei, S & Bakkaloglu, B 2011, Dynamic calibration of feedback DAC non-linearity for a 4 ^th order CT sigma delta for digital hearing aids. in Proceedings - IEEE International SOC Conference, SOCC 2011., 6085129, International System on Chip Conference, pp. 109-113, 24th IEEE International System on Chip Conference, SOCC 2011, Taipei, Taiwan, Province of China, 9/26/11. https://doi.org/10.1109/SOCC.2011.6085129

@inproceedings{5a7309468295428bac37b122ca0da698,

title = "Dynamic calibration of feedback DAC non-linearity for a 4 th order CT sigma delta for digital hearing aids",

abstract = "In this paper we present a calibration scheme for calibrating the 2 nd order harmonic distortion of feedback DAC used in a 4 th order CT-Δ. This scheme was implemented in a 0.25um CMOS process with a supply voltage of 1.2V, the 4 th order CT-Δ was able to achieve 68dB measured SNR, while the 2 nd order harmonic was reduced by about 20dB suppressing it to the thermal noise floor.",

author = "Naqvi, {Syed R.} and Ilker Deligoz and Sayfe Kiaei and Bertan Bakkaloglu",

year = "2011",

month = dec,

day = "28",

doi = "10.1109/SOCC.2011.6085129",

language = "English (US)",

isbn = "9781457716164",

series = "International System on Chip Conference",

pages = "109--113",

booktitle = "Proceedings - IEEE International SOC Conference, SOCC 2011",

note = "24th IEEE International System on Chip Conference, SOCC 2011 ; Conference date: 26-09-2011 Through 28-09-2011",

}

TY - GEN

T1 - Dynamic calibration of feedback DAC non-linearity for a 4 th order CT sigma delta for digital hearing aids

AU - Naqvi, Syed R.

AU - Deligoz, Ilker

AU - Kiaei, Sayfe

AU - Bakkaloglu, Bertan

PY - 2011/12/28

Y1 - 2011/12/28

N2 - In this paper we present a calibration scheme for calibrating the 2 nd order harmonic distortion of feedback DAC used in a 4 th order CT-Δ. This scheme was implemented in a 0.25um CMOS process with a supply voltage of 1.2V, the 4 th order CT-Δ was able to achieve 68dB measured SNR, while the 2 nd order harmonic was reduced by about 20dB suppressing it to the thermal noise floor.

AB - In this paper we present a calibration scheme for calibrating the 2 nd order harmonic distortion of feedback DAC used in a 4 th order CT-Δ. This scheme was implemented in a 0.25um CMOS process with a supply voltage of 1.2V, the 4 th order CT-Δ was able to achieve 68dB measured SNR, while the 2 nd order harmonic was reduced by about 20dB suppressing it to the thermal noise floor.

UR - http://www.scopus.com/inward/record.url?scp=84255175682&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84255175682&partnerID=8YFLogxK

U2 - 10.1109/SOCC.2011.6085129

DO - 10.1109/SOCC.2011.6085129

M3 - Conference contribution

AN - SCOPUS:84255175682

SN - 9781457716164

T3 - International System on Chip Conference

SP - 109

EP - 113

BT - Proceedings - IEEE International SOC Conference, SOCC 2011

T2 - 24th IEEE International System on Chip Conference, SOCC 2011

Y2 - 26 September 2011 through 28 September 2011

ER -