Dynamic calibration of feedback DAC non-linearity for a 4 th order CT sigma delta for digital hearing aids

Syed R. Naqvi, Ilker Deligoz, Sayfe Kiaei, Bertan Bakkaloglu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper we present a calibration scheme for calibrating the 2 nd order harmonic distortion of feedback DAC used in a 4 th order CT-Δ. This scheme was implemented in a 0.25um CMOS process with a supply voltage of 1.2V, the 4 th order CT-Δ was able to achieve 68dB measured SNR, while the 2 nd order harmonic was reduced by about 20dB suppressing it to the thermal noise floor.

Original languageEnglish (US)
Title of host publicationInternational System on Chip Conference
Pages109-113
Number of pages5
DOIs
StatePublished - 2011
Event24th IEEE International System on Chip Conference, SOCC 2011 - Taipei, Taiwan, Province of China
Duration: Sep 26 2011Sep 28 2011

Other

Other24th IEEE International System on Chip Conference, SOCC 2011
CountryTaiwan, Province of China
CityTaipei
Period9/26/119/28/11

Fingerprint

Hearing aids
Thermal noise
Harmonic distortion
Calibration
Feedback
Electric potential

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Cite this

Dynamic calibration of feedback DAC non-linearity for a 4 th order CT sigma delta for digital hearing aids. / Naqvi, Syed R.; Deligoz, Ilker; Kiaei, Sayfe; Bakkaloglu, Bertan.

International System on Chip Conference. 2011. p. 109-113 6085129.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Naqvi, SR, Deligoz, I, Kiaei, S & Bakkaloglu, B 2011, Dynamic calibration of feedback DAC non-linearity for a 4 th order CT sigma delta for digital hearing aids. in International System on Chip Conference., 6085129, pp. 109-113, 24th IEEE International System on Chip Conference, SOCC 2011, Taipei, Taiwan, Province of China, 9/26/11. https://doi.org/10.1109/SOCC.2011.6085129
Naqvi, Syed R. ; Deligoz, Ilker ; Kiaei, Sayfe ; Bakkaloglu, Bertan. / Dynamic calibration of feedback DAC non-linearity for a 4 th order CT sigma delta for digital hearing aids. International System on Chip Conference. 2011. pp. 109-113
@inproceedings{5a7309468295428bac37b122ca0da698,
title = "Dynamic calibration of feedback DAC non-linearity for a 4 th order CT sigma delta for digital hearing aids",
abstract = "In this paper we present a calibration scheme for calibrating the 2 nd order harmonic distortion of feedback DAC used in a 4 th order CT-Δ. This scheme was implemented in a 0.25um CMOS process with a supply voltage of 1.2V, the 4 th order CT-Δ was able to achieve 68dB measured SNR, while the 2 nd order harmonic was reduced by about 20dB suppressing it to the thermal noise floor.",
author = "Naqvi, {Syed R.} and Ilker Deligoz and Sayfe Kiaei and Bertan Bakkaloglu",
year = "2011",
doi = "10.1109/SOCC.2011.6085129",
language = "English (US)",
isbn = "9781457716164",
pages = "109--113",
booktitle = "International System on Chip Conference",

}

TY - GEN

T1 - Dynamic calibration of feedback DAC non-linearity for a 4 th order CT sigma delta for digital hearing aids

AU - Naqvi, Syed R.

AU - Deligoz, Ilker

AU - Kiaei, Sayfe

AU - Bakkaloglu, Bertan

PY - 2011

Y1 - 2011

N2 - In this paper we present a calibration scheme for calibrating the 2 nd order harmonic distortion of feedback DAC used in a 4 th order CT-Δ. This scheme was implemented in a 0.25um CMOS process with a supply voltage of 1.2V, the 4 th order CT-Δ was able to achieve 68dB measured SNR, while the 2 nd order harmonic was reduced by about 20dB suppressing it to the thermal noise floor.

AB - In this paper we present a calibration scheme for calibrating the 2 nd order harmonic distortion of feedback DAC used in a 4 th order CT-Δ. This scheme was implemented in a 0.25um CMOS process with a supply voltage of 1.2V, the 4 th order CT-Δ was able to achieve 68dB measured SNR, while the 2 nd order harmonic was reduced by about 20dB suppressing it to the thermal noise floor.

UR - http://www.scopus.com/inward/record.url?scp=84255175682&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84255175682&partnerID=8YFLogxK

U2 - 10.1109/SOCC.2011.6085129

DO - 10.1109/SOCC.2011.6085129

M3 - Conference contribution

AN - SCOPUS:84255175682

SN - 9781457716164

SP - 109

EP - 113

BT - International System on Chip Conference

ER -