Dynamic and leakage power reduction of ASICs using configurable threshold logic gates

Jinghua Yang, Joseph Davis, Niranjan Kulkarni, Jae-sun Seo, Sarma Vrudhula

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

This article demonstrates an unconventional approach to computing logic functions for use in ASICs, and a fully automated approach to technology mapping for standard cell ASICs using the new cells. The approach results in a significant reduction in power, leakage, area and wire-length, without sacrificing performance of the design. At the heart of this approach is a configurable threshold logic gate. Using a standard cell library of such gates, a new technology mapping algorithm is applied to automatically transform a given netlist into one with an optimal mixture of conventional logic gates and threshold gates. The mapping algorithm is based on logic decomposition of Boolean functions into specific threshold functions. This approach was used to fabricate a 32-bit signed 2-stage Wallace-Tree multiplier in a 65-nm LP technology. Simulation and chip measurement results of the multiplier show a 33% improvement in dynamic power at 30% switching activity, 24% lower core area, 45% lower wire-length and 50% lower leakage without any performance degradation, compared to a functionally equivalent, conventional standard cell implementation. Similar results are shown for a FIR filter, a 32-bit MIPS, a 128-bit AES encryption circuit and a floating-point multiplier.

Original languageEnglish (US)
Title of host publicationProceedings of the Custom Integrated Circuits Conference
PublisherInstitute of Electrical and Electronics Engineers Inc.
Volume2015-November
ISBN (Print)9781479986828
DOIs
StatePublished - Nov 25 2015
EventIEEE Custom Integrated Circuits Conference, CICC 2015 - San Jose, United States
Duration: Sep 28 2015Sep 30 2015

Other

OtherIEEE Custom Integrated Circuits Conference, CICC 2015
CountryUnited States
CitySan Jose
Period9/28/159/30/15

Fingerprint

Threshold logic
Logic gates
Application specific integrated circuits
Wire
Cable cores
Boolean functions
FIR filters
Cryptography
Decomposition
Degradation
Networks (circuits)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Yang, J., Davis, J., Kulkarni, N., Seo, J., & Vrudhula, S. (2015). Dynamic and leakage power reduction of ASICs using configurable threshold logic gates. In Proceedings of the Custom Integrated Circuits Conference (Vol. 2015-November). [7338369] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/CICC.2015.7338369

Dynamic and leakage power reduction of ASICs using configurable threshold logic gates. / Yang, Jinghua; Davis, Joseph; Kulkarni, Niranjan; Seo, Jae-sun; Vrudhula, Sarma.

Proceedings of the Custom Integrated Circuits Conference. Vol. 2015-November Institute of Electrical and Electronics Engineers Inc., 2015. 7338369.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yang, J, Davis, J, Kulkarni, N, Seo, J & Vrudhula, S 2015, Dynamic and leakage power reduction of ASICs using configurable threshold logic gates. in Proceedings of the Custom Integrated Circuits Conference. vol. 2015-November, 7338369, Institute of Electrical and Electronics Engineers Inc., IEEE Custom Integrated Circuits Conference, CICC 2015, San Jose, United States, 9/28/15. https://doi.org/10.1109/CICC.2015.7338369
Yang J, Davis J, Kulkarni N, Seo J, Vrudhula S. Dynamic and leakage power reduction of ASICs using configurable threshold logic gates. In Proceedings of the Custom Integrated Circuits Conference. Vol. 2015-November. Institute of Electrical and Electronics Engineers Inc. 2015. 7338369 https://doi.org/10.1109/CICC.2015.7338369
Yang, Jinghua ; Davis, Joseph ; Kulkarni, Niranjan ; Seo, Jae-sun ; Vrudhula, Sarma. / Dynamic and leakage power reduction of ASICs using configurable threshold logic gates. Proceedings of the Custom Integrated Circuits Conference. Vol. 2015-November Institute of Electrical and Electronics Engineers Inc., 2015.
@inproceedings{26a8e49d5b1247fd845e5515e690e0ca,
title = "Dynamic and leakage power reduction of ASICs using configurable threshold logic gates",
abstract = "This article demonstrates an unconventional approach to computing logic functions for use in ASICs, and a fully automated approach to technology mapping for standard cell ASICs using the new cells. The approach results in a significant reduction in power, leakage, area and wire-length, without sacrificing performance of the design. At the heart of this approach is a configurable threshold logic gate. Using a standard cell library of such gates, a new technology mapping algorithm is applied to automatically transform a given netlist into one with an optimal mixture of conventional logic gates and threshold gates. The mapping algorithm is based on logic decomposition of Boolean functions into specific threshold functions. This approach was used to fabricate a 32-bit signed 2-stage Wallace-Tree multiplier in a 65-nm LP technology. Simulation and chip measurement results of the multiplier show a 33{\%} improvement in dynamic power at 30{\%} switching activity, 24{\%} lower core area, 45{\%} lower wire-length and 50{\%} lower leakage without any performance degradation, compared to a functionally equivalent, conventional standard cell implementation. Similar results are shown for a FIR filter, a 32-bit MIPS, a 128-bit AES encryption circuit and a floating-point multiplier.",
author = "Jinghua Yang and Joseph Davis and Niranjan Kulkarni and Jae-sun Seo and Sarma Vrudhula",
year = "2015",
month = "11",
day = "25",
doi = "10.1109/CICC.2015.7338369",
language = "English (US)",
isbn = "9781479986828",
volume = "2015-November",
booktitle = "Proceedings of the Custom Integrated Circuits Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Dynamic and leakage power reduction of ASICs using configurable threshold logic gates

AU - Yang, Jinghua

AU - Davis, Joseph

AU - Kulkarni, Niranjan

AU - Seo, Jae-sun

AU - Vrudhula, Sarma

PY - 2015/11/25

Y1 - 2015/11/25

N2 - This article demonstrates an unconventional approach to computing logic functions for use in ASICs, and a fully automated approach to technology mapping for standard cell ASICs using the new cells. The approach results in a significant reduction in power, leakage, area and wire-length, without sacrificing performance of the design. At the heart of this approach is a configurable threshold logic gate. Using a standard cell library of such gates, a new technology mapping algorithm is applied to automatically transform a given netlist into one with an optimal mixture of conventional logic gates and threshold gates. The mapping algorithm is based on logic decomposition of Boolean functions into specific threshold functions. This approach was used to fabricate a 32-bit signed 2-stage Wallace-Tree multiplier in a 65-nm LP technology. Simulation and chip measurement results of the multiplier show a 33% improvement in dynamic power at 30% switching activity, 24% lower core area, 45% lower wire-length and 50% lower leakage without any performance degradation, compared to a functionally equivalent, conventional standard cell implementation. Similar results are shown for a FIR filter, a 32-bit MIPS, a 128-bit AES encryption circuit and a floating-point multiplier.

AB - This article demonstrates an unconventional approach to computing logic functions for use in ASICs, and a fully automated approach to technology mapping for standard cell ASICs using the new cells. The approach results in a significant reduction in power, leakage, area and wire-length, without sacrificing performance of the design. At the heart of this approach is a configurable threshold logic gate. Using a standard cell library of such gates, a new technology mapping algorithm is applied to automatically transform a given netlist into one with an optimal mixture of conventional logic gates and threshold gates. The mapping algorithm is based on logic decomposition of Boolean functions into specific threshold functions. This approach was used to fabricate a 32-bit signed 2-stage Wallace-Tree multiplier in a 65-nm LP technology. Simulation and chip measurement results of the multiplier show a 33% improvement in dynamic power at 30% switching activity, 24% lower core area, 45% lower wire-length and 50% lower leakage without any performance degradation, compared to a functionally equivalent, conventional standard cell implementation. Similar results are shown for a FIR filter, a 32-bit MIPS, a 128-bit AES encryption circuit and a floating-point multiplier.

UR - http://www.scopus.com/inward/record.url?scp=84959214424&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84959214424&partnerID=8YFLogxK

U2 - 10.1109/CICC.2015.7338369

DO - 10.1109/CICC.2015.7338369

M3 - Conference contribution

AN - SCOPUS:84959214424

SN - 9781479986828

VL - 2015-November

BT - Proceedings of the Custom Integrated Circuits Conference

PB - Institute of Electrical and Electronics Engineers Inc.

ER -