DWT-based encoder architecture for symmetrically extended images

Research output: Chapter in Book/Report/Conference proceedingChapter

14 Citations (Scopus)

Abstract

In this paper we present an architecture for a 2-D Discrete Wavelet Transform (DWT)-based encoder that handles computations along the border efficiently by using the method of symmetric extension. We choose symmetric extension (SA) as opposed to zero padding or periodic extension since (i) the coefficients generated by SA can be used to obtain perfect reconstruction and (ii) it is better suited for low bit rate coders. The proposed architecture is similar to the existing 2-D DWT architectures for zero padded images with the notable exception that additional router units are now required to reorder the data. Reordering is essential to sustain the computation of successive problem instances in symmetrically extended images. We show that the router can be implemented using simple combinational logic, resulting in minimal area overhead.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
PublisherIEEE
Volume4
StatePublished - 1999
EventProceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99 - Orlando, FL, USA
Duration: May 30 1999Jun 2 1999

Other

OtherProceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99
CityOrlando, FL, USA
Period5/30/996/2/99

Fingerprint

Discrete wavelet transforms
Routers

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Chakrabarti, C. (1999). DWT-based encoder architecture for symmetrically extended images. In Proceedings - IEEE International Symposium on Circuits and Systems (Vol. 4). IEEE.

DWT-based encoder architecture for symmetrically extended images. / Chakrabarti, Chaitali.

Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 4 IEEE, 1999.

Research output: Chapter in Book/Report/Conference proceedingChapter

Chakrabarti, C 1999, DWT-based encoder architecture for symmetrically extended images. in Proceedings - IEEE International Symposium on Circuits and Systems. vol. 4, IEEE, Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99, Orlando, FL, USA, 5/30/99.
Chakrabarti C. DWT-based encoder architecture for symmetrically extended images. In Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 4. IEEE. 1999
Chakrabarti, Chaitali. / DWT-based encoder architecture for symmetrically extended images. Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 4 IEEE, 1999.
@inbook{32f0b92c1f7e449f9e129ef8360c14b2,
title = "DWT-based encoder architecture for symmetrically extended images",
abstract = "In this paper we present an architecture for a 2-D Discrete Wavelet Transform (DWT)-based encoder that handles computations along the border efficiently by using the method of symmetric extension. We choose symmetric extension (SA) as opposed to zero padding or periodic extension since (i) the coefficients generated by SA can be used to obtain perfect reconstruction and (ii) it is better suited for low bit rate coders. The proposed architecture is similar to the existing 2-D DWT architectures for zero padded images with the notable exception that additional router units are now required to reorder the data. Reordering is essential to sustain the computation of successive problem instances in symmetrically extended images. We show that the router can be implemented using simple combinational logic, resulting in minimal area overhead.",
author = "Chaitali Chakrabarti",
year = "1999",
language = "English (US)",
volume = "4",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "IEEE",

}

TY - CHAP

T1 - DWT-based encoder architecture for symmetrically extended images

AU - Chakrabarti, Chaitali

PY - 1999

Y1 - 1999

N2 - In this paper we present an architecture for a 2-D Discrete Wavelet Transform (DWT)-based encoder that handles computations along the border efficiently by using the method of symmetric extension. We choose symmetric extension (SA) as opposed to zero padding or periodic extension since (i) the coefficients generated by SA can be used to obtain perfect reconstruction and (ii) it is better suited for low bit rate coders. The proposed architecture is similar to the existing 2-D DWT architectures for zero padded images with the notable exception that additional router units are now required to reorder the data. Reordering is essential to sustain the computation of successive problem instances in symmetrically extended images. We show that the router can be implemented using simple combinational logic, resulting in minimal area overhead.

AB - In this paper we present an architecture for a 2-D Discrete Wavelet Transform (DWT)-based encoder that handles computations along the border efficiently by using the method of symmetric extension. We choose symmetric extension (SA) as opposed to zero padding or periodic extension since (i) the coefficients generated by SA can be used to obtain perfect reconstruction and (ii) it is better suited for low bit rate coders. The proposed architecture is similar to the existing 2-D DWT architectures for zero padded images with the notable exception that additional router units are now required to reorder the data. Reordering is essential to sustain the computation of successive problem instances in symmetrically extended images. We show that the router can be implemented using simple combinational logic, resulting in minimal area overhead.

UR - http://www.scopus.com/inward/record.url?scp=18244418465&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=18244418465&partnerID=8YFLogxK

M3 - Chapter

AN - SCOPUS:18244418465

VL - 4

BT - Proceedings - IEEE International Symposium on Circuits and Systems

PB - IEEE

ER -