Diet SODA: A power-efficient processor for digital cameras

Sangwon Seo, Ronald G. Dreslinski, Mark Who, Chaitali Chakrabarti, Scott Mahlke, Trevor Mudge

Research output: Chapter in Book/Report/Conference proceedingConference contribution

18 Citations (Scopus)

Abstract

Power has become the most critical design constraint for embedded handheld devices. This paper proposes a power-efficient SIMD architecture, referred to as Diet SODA, for DSP applications. The key design idea is to apply near-threshold operation on a single instruction and multiple data (SIMD) architecture to significantly lower the power consumption. The major features of Diet SODA are very wide SIMD width, scatter/gather data prefetcher, and dual mode operation. A case study was performed on digital still camera (DSC) applications; the results show that Diet SODA achieves ∼130x better performance and ∼340x better energy efficiency than a DSP solution.

Original languageEnglish (US)
Title of host publicationProceedings of the International Symposium on Low Power Electronics and Design
Pages79-84
Number of pages6
DOIs
StatePublished - 2010
Event16th ACM/IEEE International Symposium on Low-Power Electronics and Design, ISLPED'10 - Austin, TX, United States
Duration: Aug 18 2010Aug 20 2010

Other

Other16th ACM/IEEE International Symposium on Low-Power Electronics and Design, ISLPED'10
CountryUnited States
CityAustin, TX
Period8/18/108/20/10

Fingerprint

Digital cameras
Nutrition
Energy efficiency
Electric power utilization

Keywords

  • Digital still cameras
  • Dynamic voltage scaling
  • Near-threshold
  • SIMD

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Seo, S., Dreslinski, R. G., Who, M., Chakrabarti, C., Mahlke, S., & Mudge, T. (2010). Diet SODA: A power-efficient processor for digital cameras. In Proceedings of the International Symposium on Low Power Electronics and Design (pp. 79-84) https://doi.org/10.1145/1840845.1840862

Diet SODA : A power-efficient processor for digital cameras. / Seo, Sangwon; Dreslinski, Ronald G.; Who, Mark; Chakrabarti, Chaitali; Mahlke, Scott; Mudge, Trevor.

Proceedings of the International Symposium on Low Power Electronics and Design. 2010. p. 79-84.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Seo, S, Dreslinski, RG, Who, M, Chakrabarti, C, Mahlke, S & Mudge, T 2010, Diet SODA: A power-efficient processor for digital cameras. in Proceedings of the International Symposium on Low Power Electronics and Design. pp. 79-84, 16th ACM/IEEE International Symposium on Low-Power Electronics and Design, ISLPED'10, Austin, TX, United States, 8/18/10. https://doi.org/10.1145/1840845.1840862
Seo S, Dreslinski RG, Who M, Chakrabarti C, Mahlke S, Mudge T. Diet SODA: A power-efficient processor for digital cameras. In Proceedings of the International Symposium on Low Power Electronics and Design. 2010. p. 79-84 https://doi.org/10.1145/1840845.1840862
Seo, Sangwon ; Dreslinski, Ronald G. ; Who, Mark ; Chakrabarti, Chaitali ; Mahlke, Scott ; Mudge, Trevor. / Diet SODA : A power-efficient processor for digital cameras. Proceedings of the International Symposium on Low Power Electronics and Design. 2010. pp. 79-84
@inproceedings{0435622c2ed74a8481979271fa1e04e9,
title = "Diet SODA: A power-efficient processor for digital cameras",
abstract = "Power has become the most critical design constraint for embedded handheld devices. This paper proposes a power-efficient SIMD architecture, referred to as Diet SODA, for DSP applications. The key design idea is to apply near-threshold operation on a single instruction and multiple data (SIMD) architecture to significantly lower the power consumption. The major features of Diet SODA are very wide SIMD width, scatter/gather data prefetcher, and dual mode operation. A case study was performed on digital still camera (DSC) applications; the results show that Diet SODA achieves ∼130x better performance and ∼340x better energy efficiency than a DSP solution.",
keywords = "Digital still cameras, Dynamic voltage scaling, Near-threshold, SIMD",
author = "Sangwon Seo and Dreslinski, {Ronald G.} and Mark Who and Chaitali Chakrabarti and Scott Mahlke and Trevor Mudge",
year = "2010",
doi = "10.1145/1840845.1840862",
language = "English (US)",
isbn = "9781450301466",
pages = "79--84",
booktitle = "Proceedings of the International Symposium on Low Power Electronics and Design",

}

TY - GEN

T1 - Diet SODA

T2 - A power-efficient processor for digital cameras

AU - Seo, Sangwon

AU - Dreslinski, Ronald G.

AU - Who, Mark

AU - Chakrabarti, Chaitali

AU - Mahlke, Scott

AU - Mudge, Trevor

PY - 2010

Y1 - 2010

N2 - Power has become the most critical design constraint for embedded handheld devices. This paper proposes a power-efficient SIMD architecture, referred to as Diet SODA, for DSP applications. The key design idea is to apply near-threshold operation on a single instruction and multiple data (SIMD) architecture to significantly lower the power consumption. The major features of Diet SODA are very wide SIMD width, scatter/gather data prefetcher, and dual mode operation. A case study was performed on digital still camera (DSC) applications; the results show that Diet SODA achieves ∼130x better performance and ∼340x better energy efficiency than a DSP solution.

AB - Power has become the most critical design constraint for embedded handheld devices. This paper proposes a power-efficient SIMD architecture, referred to as Diet SODA, for DSP applications. The key design idea is to apply near-threshold operation on a single instruction and multiple data (SIMD) architecture to significantly lower the power consumption. The major features of Diet SODA are very wide SIMD width, scatter/gather data prefetcher, and dual mode operation. A case study was performed on digital still camera (DSC) applications; the results show that Diet SODA achieves ∼130x better performance and ∼340x better energy efficiency than a DSP solution.

KW - Digital still cameras

KW - Dynamic voltage scaling

KW - Near-threshold

KW - SIMD

UR - http://www.scopus.com/inward/record.url?scp=77957956815&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77957956815&partnerID=8YFLogxK

U2 - 10.1145/1840845.1840862

DO - 10.1145/1840845.1840862

M3 - Conference contribution

AN - SCOPUS:77957956815

SN - 9781450301466

SP - 79

EP - 84

BT - Proceedings of the International Symposium on Low Power Electronics and Design

ER -