Design with sub-10 nm FinFET technologies

Lawrence T. Clark, Vinay Vashishtha

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

• The close interaction of the process capabilities requires that the circuit and physical design architecture be comprehended - This is classical 'Design Technology Co-optimization' (DTCO) • Only increasing over time • Memory transistor design must anticipate the required - Read and write assists • And their impact on area • Denser cell libraries restrict the possible cells - Smaller libraries are an inevitable result • Complex cells with breaks are better assembled by the APR tool • Flexible sizing and placement with multiple cells • At all points in the design process the anticipated physical design has to be understood - The lines/cuts metallization is an example of these requirements • APR tools must calculate the parasitics of moving cuts and the extra dummy metals as the design is routed to avoid large critical path impact.

Original languageEnglish (US)
Title of host publication38th Annual Custom Integrated Circuits Conference
Subtitle of host publicationA Showcase for Integrated Circuit Design in Silicon Hills, CICC 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Volume2017-April
ISBN (Electronic)9781509051915
DOIs
StatePublished - Jul 26 2017
Event38th Annual Custom Integrated Circuits Conference, CICC 2017 - Austin, United States
Duration: Apr 30 2017May 3 2017

Other

Other38th Annual Custom Integrated Circuits Conference, CICC 2017
CountryUnited States
CityAustin
Period4/30/175/3/17

Fingerprint

Metallizing
FinFET
Transistors
Data storage equipment
Networks (circuits)
Metals

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Clark, L. T., & Vashishtha, V. (2017). Design with sub-10 nm FinFET technologies. In 38th Annual Custom Integrated Circuits Conference: A Showcase for Integrated Circuit Design in Silicon Hills, CICC 2017 (Vol. 2017-April). [7993720] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/CICC.2017.7993720

Design with sub-10 nm FinFET technologies. / Clark, Lawrence T.; Vashishtha, Vinay.

38th Annual Custom Integrated Circuits Conference: A Showcase for Integrated Circuit Design in Silicon Hills, CICC 2017. Vol. 2017-April Institute of Electrical and Electronics Engineers Inc., 2017. 7993720.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Clark, LT & Vashishtha, V 2017, Design with sub-10 nm FinFET technologies. in 38th Annual Custom Integrated Circuits Conference: A Showcase for Integrated Circuit Design in Silicon Hills, CICC 2017. vol. 2017-April, 7993720, Institute of Electrical and Electronics Engineers Inc., 38th Annual Custom Integrated Circuits Conference, CICC 2017, Austin, United States, 4/30/17. https://doi.org/10.1109/CICC.2017.7993720
Clark LT, Vashishtha V. Design with sub-10 nm FinFET technologies. In 38th Annual Custom Integrated Circuits Conference: A Showcase for Integrated Circuit Design in Silicon Hills, CICC 2017. Vol. 2017-April. Institute of Electrical and Electronics Engineers Inc. 2017. 7993720 https://doi.org/10.1109/CICC.2017.7993720
Clark, Lawrence T. ; Vashishtha, Vinay. / Design with sub-10 nm FinFET technologies. 38th Annual Custom Integrated Circuits Conference: A Showcase for Integrated Circuit Design in Silicon Hills, CICC 2017. Vol. 2017-April Institute of Electrical and Electronics Engineers Inc., 2017.
@inproceedings{1efd8953d27c4ad6b3bfa5a559c529e7,
title = "Design with sub-10 nm FinFET technologies",
abstract = "• The close interaction of the process capabilities requires that the circuit and physical design architecture be comprehended - This is classical 'Design Technology Co-optimization' (DTCO) • Only increasing over time • Memory transistor design must anticipate the required - Read and write assists • And their impact on area • Denser cell libraries restrict the possible cells - Smaller libraries are an inevitable result • Complex cells with breaks are better assembled by the APR tool • Flexible sizing and placement with multiple cells • At all points in the design process the anticipated physical design has to be understood - The lines/cuts metallization is an example of these requirements • APR tools must calculate the parasitics of moving cuts and the extra dummy metals as the design is routed to avoid large critical path impact.",
author = "Clark, {Lawrence T.} and Vinay Vashishtha",
year = "2017",
month = "7",
day = "26",
doi = "10.1109/CICC.2017.7993720",
language = "English (US)",
volume = "2017-April",
booktitle = "38th Annual Custom Integrated Circuits Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

TY - GEN

T1 - Design with sub-10 nm FinFET technologies

AU - Clark, Lawrence T.

AU - Vashishtha, Vinay

PY - 2017/7/26

Y1 - 2017/7/26

N2 - • The close interaction of the process capabilities requires that the circuit and physical design architecture be comprehended - This is classical 'Design Technology Co-optimization' (DTCO) • Only increasing over time • Memory transistor design must anticipate the required - Read and write assists • And their impact on area • Denser cell libraries restrict the possible cells - Smaller libraries are an inevitable result • Complex cells with breaks are better assembled by the APR tool • Flexible sizing and placement with multiple cells • At all points in the design process the anticipated physical design has to be understood - The lines/cuts metallization is an example of these requirements • APR tools must calculate the parasitics of moving cuts and the extra dummy metals as the design is routed to avoid large critical path impact.

AB - • The close interaction of the process capabilities requires that the circuit and physical design architecture be comprehended - This is classical 'Design Technology Co-optimization' (DTCO) • Only increasing over time • Memory transistor design must anticipate the required - Read and write assists • And their impact on area • Denser cell libraries restrict the possible cells - Smaller libraries are an inevitable result • Complex cells with breaks are better assembled by the APR tool • Flexible sizing and placement with multiple cells • At all points in the design process the anticipated physical design has to be understood - The lines/cuts metallization is an example of these requirements • APR tools must calculate the parasitics of moving cuts and the extra dummy metals as the design is routed to avoid large critical path impact.

UR - http://www.scopus.com/inward/record.url?scp=85030475926&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85030475926&partnerID=8YFLogxK

U2 - 10.1109/CICC.2017.7993720

DO - 10.1109/CICC.2017.7993720

M3 - Conference contribution

AN - SCOPUS:85030475926

VL - 2017-April

BT - 38th Annual Custom Integrated Circuits Conference

PB - Institute of Electrical and Electronics Engineers Inc.

ER -