TY - GEN
T1 - Design of an RNS reverse converter for a new five-moduli special set
AU - Patronik, Piotr
AU - Berezowski, Krzysztof
AU - Biernat, Janusz
AU - Piestrak, Stanisław J.
AU - Shrivastava, Aviral
PY - 2012
Y1 - 2012
N2 - In this paper, we present a new residue number system (RNS) {2 n - 1, 2 n, 2 n + 1, 2 n+1 + 1, 2 n-1 + 1} of five well- balanced moduli that are co-prime for odd n. This new RNS complements the 5-moduli RNS system proposed before for even n {2 n-1, 2 n, 2 n+1, 2 n-1, -1}. With the new set, we also present a novel approach to designing multimoduli reverse converters that focuses strongly on moving a significant amount of computations off the critical path. The synthesis of the resulting design over the ST Microelectronics 65nm LP library demonstrates that the delay, area, and power characteristics improve the performance and power consumption of the existing complementary 5-moduli set.
AB - In this paper, we present a new residue number system (RNS) {2 n - 1, 2 n, 2 n + 1, 2 n+1 + 1, 2 n-1 + 1} of five well- balanced moduli that are co-prime for odd n. This new RNS complements the 5-moduli RNS system proposed before for even n {2 n-1, 2 n, 2 n+1, 2 n-1, -1}. With the new set, we also present a novel approach to designing multimoduli reverse converters that focuses strongly on moving a significant amount of computations off the critical path. The synthesis of the resulting design over the ST Microelectronics 65nm LP library demonstrates that the delay, area, and power characteristics improve the performance and power consumption of the existing complementary 5-moduli set.
KW - 5-moduli set
KW - Residue number system
KW - Reverse converter
UR - http://www.scopus.com/inward/record.url?scp=84861178755&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84861178755&partnerID=8YFLogxK
U2 - 10.1145/2206781.2206799
DO - 10.1145/2206781.2206799
M3 - Conference contribution
AN - SCOPUS:84861178755
SN - 9781450312448
T3 - Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
SP - 67
EP - 70
BT - GLSVLSI'12 - Proceedings of the Great Lakes Symposium on VLSI 2012
T2 - 22nd Great Lakes Symposium on VLSI, GLSVLSI'2012
Y2 - 3 May 2012 through 4 May 2012
ER -