Abstract

Physical Unclonable Functions (PUF) have to be highly reliable especially when it is being used along with cryptographic hash modules for key generation. To achieve ultrahigh reliability, the conventional approach employs error correction codes (ECC) based on helper data input. Such an approach not only increases the hardware overhead of the PUF but also reduces the entropy of the system, resulting in both hardware and software security issues. In this paper we design a compact and highly reliable PUF architecture based on resistive random access memory (RRAM). We propose a new design where the sum of the read-out currents of multiple RRAM cells is used for generating one response bit. This method statistically minimizes any early-lifetime failure due to RRAM retention degradation at high temperature or under voltage stress. We employ a device model that is calibrated with IMEC HfOx RRAM experimental data and show that with 8 cells per bit, we can ensure 99.9999% reliability) for a lifetime >10 years at 125°C. We embed the RRAM PUF into SHA-256 and show that the hardware overhead of the proposed RRAM PUF based architecture is significantly lower than one that uses a traditional RRAM PUF with ECC.

Original languageEnglish (US)
Title of host publicationISCAS 2016 - IEEE International Symposium on Circuits and Systems
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages2326-2329
Number of pages4
Volume2016-July
ISBN (Electronic)9781479953400
DOIs
StatePublished - Jul 29 2016
Event2016 IEEE International Symposium on Circuits and Systems, ISCAS 2016 - Montreal, Canada
Duration: May 22 2016May 25 2016

Other

Other2016 IEEE International Symposium on Circuits and Systems, ISCAS 2016
CountryCanada
CityMontreal
Period5/22/165/25/16

Fingerprint

Data storage equipment
Error correction
Hardware
Hardware security
Computer hardware
Entropy
Degradation
Electric potential
Temperature

Keywords

  • hardware security
  • Physical unclonable function
  • resistive memory

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Shrivastava, A., Chen, P. Y., Cao, Y., Yu, S., & Chakrabarti, C. (2016). Design of a reliable RRAM-based PUF for compact hardware security primitives. In ISCAS 2016 - IEEE International Symposium on Circuits and Systems (Vol. 2016-July, pp. 2326-2329). [7539050] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2016.7539050

Design of a reliable RRAM-based PUF for compact hardware security primitives. / Shrivastava, Ayush; Chen, Pai Yu; Cao, Yu; Yu, Shimeng; Chakrabarti, Chaitali.

ISCAS 2016 - IEEE International Symposium on Circuits and Systems. Vol. 2016-July Institute of Electrical and Electronics Engineers Inc., 2016. p. 2326-2329 7539050.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Shrivastava, A, Chen, PY, Cao, Y, Yu, S & Chakrabarti, C 2016, Design of a reliable RRAM-based PUF for compact hardware security primitives. in ISCAS 2016 - IEEE International Symposium on Circuits and Systems. vol. 2016-July, 7539050, Institute of Electrical and Electronics Engineers Inc., pp. 2326-2329, 2016 IEEE International Symposium on Circuits and Systems, ISCAS 2016, Montreal, Canada, 5/22/16. https://doi.org/10.1109/ISCAS.2016.7539050
Shrivastava A, Chen PY, Cao Y, Yu S, Chakrabarti C. Design of a reliable RRAM-based PUF for compact hardware security primitives. In ISCAS 2016 - IEEE International Symposium on Circuits and Systems. Vol. 2016-July. Institute of Electrical and Electronics Engineers Inc. 2016. p. 2326-2329. 7539050 https://doi.org/10.1109/ISCAS.2016.7539050
Shrivastava, Ayush ; Chen, Pai Yu ; Cao, Yu ; Yu, Shimeng ; Chakrabarti, Chaitali. / Design of a reliable RRAM-based PUF for compact hardware security primitives. ISCAS 2016 - IEEE International Symposium on Circuits and Systems. Vol. 2016-July Institute of Electrical and Electronics Engineers Inc., 2016. pp. 2326-2329
@inproceedings{5adf4ff4b2ad48e29361cb13141bef4b,
title = "Design of a reliable RRAM-based PUF for compact hardware security primitives",
abstract = "Physical Unclonable Functions (PUF) have to be highly reliable especially when it is being used along with cryptographic hash modules for key generation. To achieve ultrahigh reliability, the conventional approach employs error correction codes (ECC) based on helper data input. Such an approach not only increases the hardware overhead of the PUF but also reduces the entropy of the system, resulting in both hardware and software security issues. In this paper we design a compact and highly reliable PUF architecture based on resistive random access memory (RRAM). We propose a new design where the sum of the read-out currents of multiple RRAM cells is used for generating one response bit. This method statistically minimizes any early-lifetime failure due to RRAM retention degradation at high temperature or under voltage stress. We employ a device model that is calibrated with IMEC HfOx RRAM experimental data and show that with 8 cells per bit, we can ensure 99.9999{\%} reliability) for a lifetime >10 years at 125°C. We embed the RRAM PUF into SHA-256 and show that the hardware overhead of the proposed RRAM PUF based architecture is significantly lower than one that uses a traditional RRAM PUF with ECC.",
keywords = "hardware security, Physical unclonable function, resistive memory",
author = "Ayush Shrivastava and Chen, {Pai Yu} and Yu Cao and Shimeng Yu and Chaitali Chakrabarti",
year = "2016",
month = "7",
day = "29",
doi = "10.1109/ISCAS.2016.7539050",
language = "English (US)",
volume = "2016-July",
pages = "2326--2329",
booktitle = "ISCAS 2016 - IEEE International Symposium on Circuits and Systems",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

TY - GEN

T1 - Design of a reliable RRAM-based PUF for compact hardware security primitives

AU - Shrivastava, Ayush

AU - Chen, Pai Yu

AU - Cao, Yu

AU - Yu, Shimeng

AU - Chakrabarti, Chaitali

PY - 2016/7/29

Y1 - 2016/7/29

N2 - Physical Unclonable Functions (PUF) have to be highly reliable especially when it is being used along with cryptographic hash modules for key generation. To achieve ultrahigh reliability, the conventional approach employs error correction codes (ECC) based on helper data input. Such an approach not only increases the hardware overhead of the PUF but also reduces the entropy of the system, resulting in both hardware and software security issues. In this paper we design a compact and highly reliable PUF architecture based on resistive random access memory (RRAM). We propose a new design where the sum of the read-out currents of multiple RRAM cells is used for generating one response bit. This method statistically minimizes any early-lifetime failure due to RRAM retention degradation at high temperature or under voltage stress. We employ a device model that is calibrated with IMEC HfOx RRAM experimental data and show that with 8 cells per bit, we can ensure 99.9999% reliability) for a lifetime >10 years at 125°C. We embed the RRAM PUF into SHA-256 and show that the hardware overhead of the proposed RRAM PUF based architecture is significantly lower than one that uses a traditional RRAM PUF with ECC.

AB - Physical Unclonable Functions (PUF) have to be highly reliable especially when it is being used along with cryptographic hash modules for key generation. To achieve ultrahigh reliability, the conventional approach employs error correction codes (ECC) based on helper data input. Such an approach not only increases the hardware overhead of the PUF but also reduces the entropy of the system, resulting in both hardware and software security issues. In this paper we design a compact and highly reliable PUF architecture based on resistive random access memory (RRAM). We propose a new design where the sum of the read-out currents of multiple RRAM cells is used for generating one response bit. This method statistically minimizes any early-lifetime failure due to RRAM retention degradation at high temperature or under voltage stress. We employ a device model that is calibrated with IMEC HfOx RRAM experimental data and show that with 8 cells per bit, we can ensure 99.9999% reliability) for a lifetime >10 years at 125°C. We embed the RRAM PUF into SHA-256 and show that the hardware overhead of the proposed RRAM PUF based architecture is significantly lower than one that uses a traditional RRAM PUF with ECC.

KW - hardware security

KW - Physical unclonable function

KW - resistive memory

UR - http://www.scopus.com/inward/record.url?scp=84983401632&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84983401632&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2016.7539050

DO - 10.1109/ISCAS.2016.7539050

M3 - Conference contribution

AN - SCOPUS:84983401632

VL - 2016-July

SP - 2326

EP - 2329

BT - ISCAS 2016 - IEEE International Symposium on Circuits and Systems

PB - Institute of Electrical and Electronics Engineers Inc.

ER -