Design methodology to trade off power, output quality and error resiliency: Application to color interpolation filtering

Georgios Karakonstantis, Nilanjan Banerjee, Kaushik Roy, Chaitali Chakrabarti

Research output: Chapter in Book/Report/Conference proceedingConference contribution

19 Citations (Scopus)

Abstract

Power dissipation and tolerance to process variations pose conflicting design requirements. Scaling of voltage is associated with larger variations, while Vdd upscaling or transistor up-sizing for process tolerance can be detrimental for power dissipation. However, for certain signal processing systems such as those used in color image processing, we noted that effective trade-offs can be achieved between Vdd scaling, process tolerance and "output quality". In this paper we demonstrate how these tradeoffs can be effectively utilized in the development of novel low-power variation tolerant architectures for color interpolation. The proposed architecture supports a graceful degradation in the PSNR (Peak Signal to Noise Ratio) under aggressive voltage scaling as well as extreme process variations in sub-70nm technologies. This is achieved by exploiting the fact that some computations are more important and contribute more to the PSNR improvement compared to the others. The computations are mapped to the hardware in such a way that only the less important computations are affected by Vdd-scaling and process variations. Simulation results show that even at a scaled voltage of 60% of nominal Vdd value, our design provides reasonable image PSNR with 69% power savings.

Original languageEnglish (US)
Title of host publicationIEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD
Pages199-204
Number of pages6
DOIs
StatePublished - 2007
Event2007 IEEE/ACM International Conference on Computer-Aided Design, ICCAD - San Jose, CA, United States
Duration: Nov 4 2007Nov 8 2007

Other

Other2007 IEEE/ACM International Conference on Computer-Aided Design, ICCAD
CountryUnited States
CitySan Jose, CA
Period11/4/0711/8/07

Fingerprint

Signal to noise ratio
Interpolation
Color
Energy dissipation
Color image processing
Electric potential
Signal processing
Transistors
Hardware
Degradation
Voltage scaling

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Karakonstantis, G., Banerjee, N., Roy, K., & Chakrabarti, C. (2007). Design methodology to trade off power, output quality and error resiliency: Application to color interpolation filtering. In IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD (pp. 199-204). [4397266] https://doi.org/10.1109/ICCAD.2007.4397266

Design methodology to trade off power, output quality and error resiliency : Application to color interpolation filtering. / Karakonstantis, Georgios; Banerjee, Nilanjan; Roy, Kaushik; Chakrabarti, Chaitali.

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2007. p. 199-204 4397266.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Karakonstantis, G, Banerjee, N, Roy, K & Chakrabarti, C 2007, Design methodology to trade off power, output quality and error resiliency: Application to color interpolation filtering. in IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD., 4397266, pp. 199-204, 2007 IEEE/ACM International Conference on Computer-Aided Design, ICCAD, San Jose, CA, United States, 11/4/07. https://doi.org/10.1109/ICCAD.2007.4397266
Karakonstantis G, Banerjee N, Roy K, Chakrabarti C. Design methodology to trade off power, output quality and error resiliency: Application to color interpolation filtering. In IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2007. p. 199-204. 4397266 https://doi.org/10.1109/ICCAD.2007.4397266
Karakonstantis, Georgios ; Banerjee, Nilanjan ; Roy, Kaushik ; Chakrabarti, Chaitali. / Design methodology to trade off power, output quality and error resiliency : Application to color interpolation filtering. IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2007. pp. 199-204
@inproceedings{c74831e9a8594850b690a7f71edc6f5f,
title = "Design methodology to trade off power, output quality and error resiliency: Application to color interpolation filtering",
abstract = "Power dissipation and tolerance to process variations pose conflicting design requirements. Scaling of voltage is associated with larger variations, while Vdd upscaling or transistor up-sizing for process tolerance can be detrimental for power dissipation. However, for certain signal processing systems such as those used in color image processing, we noted that effective trade-offs can be achieved between Vdd scaling, process tolerance and {"}output quality{"}. In this paper we demonstrate how these tradeoffs can be effectively utilized in the development of novel low-power variation tolerant architectures for color interpolation. The proposed architecture supports a graceful degradation in the PSNR (Peak Signal to Noise Ratio) under aggressive voltage scaling as well as extreme process variations in sub-70nm technologies. This is achieved by exploiting the fact that some computations are more important and contribute more to the PSNR improvement compared to the others. The computations are mapped to the hardware in such a way that only the less important computations are affected by Vdd-scaling and process variations. Simulation results show that even at a scaled voltage of 60{\%} of nominal Vdd value, our design provides reasonable image PSNR with 69{\%} power savings.",
author = "Georgios Karakonstantis and Nilanjan Banerjee and Kaushik Roy and Chaitali Chakrabarti",
year = "2007",
doi = "10.1109/ICCAD.2007.4397266",
language = "English (US)",
isbn = "1424413826",
pages = "199--204",
booktitle = "IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",

}

TY - GEN

T1 - Design methodology to trade off power, output quality and error resiliency

T2 - Application to color interpolation filtering

AU - Karakonstantis, Georgios

AU - Banerjee, Nilanjan

AU - Roy, Kaushik

AU - Chakrabarti, Chaitali

PY - 2007

Y1 - 2007

N2 - Power dissipation and tolerance to process variations pose conflicting design requirements. Scaling of voltage is associated with larger variations, while Vdd upscaling or transistor up-sizing for process tolerance can be detrimental for power dissipation. However, for certain signal processing systems such as those used in color image processing, we noted that effective trade-offs can be achieved between Vdd scaling, process tolerance and "output quality". In this paper we demonstrate how these tradeoffs can be effectively utilized in the development of novel low-power variation tolerant architectures for color interpolation. The proposed architecture supports a graceful degradation in the PSNR (Peak Signal to Noise Ratio) under aggressive voltage scaling as well as extreme process variations in sub-70nm technologies. This is achieved by exploiting the fact that some computations are more important and contribute more to the PSNR improvement compared to the others. The computations are mapped to the hardware in such a way that only the less important computations are affected by Vdd-scaling and process variations. Simulation results show that even at a scaled voltage of 60% of nominal Vdd value, our design provides reasonable image PSNR with 69% power savings.

AB - Power dissipation and tolerance to process variations pose conflicting design requirements. Scaling of voltage is associated with larger variations, while Vdd upscaling or transistor up-sizing for process tolerance can be detrimental for power dissipation. However, for certain signal processing systems such as those used in color image processing, we noted that effective trade-offs can be achieved between Vdd scaling, process tolerance and "output quality". In this paper we demonstrate how these tradeoffs can be effectively utilized in the development of novel low-power variation tolerant architectures for color interpolation. The proposed architecture supports a graceful degradation in the PSNR (Peak Signal to Noise Ratio) under aggressive voltage scaling as well as extreme process variations in sub-70nm technologies. This is achieved by exploiting the fact that some computations are more important and contribute more to the PSNR improvement compared to the others. The computations are mapped to the hardware in such a way that only the less important computations are affected by Vdd-scaling and process variations. Simulation results show that even at a scaled voltage of 60% of nominal Vdd value, our design provides reasonable image PSNR with 69% power savings.

UR - http://www.scopus.com/inward/record.url?scp=50249113322&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=50249113322&partnerID=8YFLogxK

U2 - 10.1109/ICCAD.2007.4397266

DO - 10.1109/ICCAD.2007.4397266

M3 - Conference contribution

AN - SCOPUS:50249113322

SN - 1424413826

SN - 9781424413829

SP - 199

EP - 204

BT - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

ER -