Design and management of VFI partitioned networks-on-chip

Umit Ogras, Radu Marculescu

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

The design of many core systems-on-chip (SoCs) has become increasingly challenging due to high levels of integration, excessive energy consumption, and clock distribution problems. To deal with these issues, this chapter considers network-on-chip (NoC) architectures partitioned into several voltage-frequency islands (VFIs) and propose a design methodology for runtime energy management. The proposed approach minimizes the energy consumption subject to performance constraints. Then, we present efficient techniques for on-the-fly workload monitoring and management to ensure that the system can cope with variability in the workload and various technology-related parameters. Finally, the results and functional correctness are validated using an FPGA prototype for an NoC with multiple VFIs.

Original languageEnglish (US)
Title of host publicationLecture Notes in Electrical Engineering
Pages135-154
Number of pages20
Volume184
DOIs
StatePublished - 2013
Externally publishedYes

Publication series

NameLecture Notes in Electrical Engineering
Volume184
ISSN (Print)18761100
ISSN (Electronic)18761119

Fingerprint

Energy utilization
Energy management
Electric potential
Field programmable gate arrays (FPGA)
Clocks
Monitoring
Network-on-chip
System-on-chip

ASJC Scopus subject areas

  • Industrial and Manufacturing Engineering

Cite this

Ogras, U., & Marculescu, R. (2013). Design and management of VFI partitioned networks-on-chip. In Lecture Notes in Electrical Engineering (Vol. 184, pp. 135-154). (Lecture Notes in Electrical Engineering; Vol. 184). https://doi.org/10.1007/978-94-007-3958-1-8

Design and management of VFI partitioned networks-on-chip. / Ogras, Umit; Marculescu, Radu.

Lecture Notes in Electrical Engineering. Vol. 184 2013. p. 135-154 (Lecture Notes in Electrical Engineering; Vol. 184).

Research output: Chapter in Book/Report/Conference proceedingChapter

Ogras, U & Marculescu, R 2013, Design and management of VFI partitioned networks-on-chip. in Lecture Notes in Electrical Engineering. vol. 184, Lecture Notes in Electrical Engineering, vol. 184, pp. 135-154. https://doi.org/10.1007/978-94-007-3958-1-8
Ogras U, Marculescu R. Design and management of VFI partitioned networks-on-chip. In Lecture Notes in Electrical Engineering. Vol. 184. 2013. p. 135-154. (Lecture Notes in Electrical Engineering). https://doi.org/10.1007/978-94-007-3958-1-8
Ogras, Umit ; Marculescu, Radu. / Design and management of VFI partitioned networks-on-chip. Lecture Notes in Electrical Engineering. Vol. 184 2013. pp. 135-154 (Lecture Notes in Electrical Engineering).
@inbook{b4cb9ead7b1543578f9160d86bd3d7cd,
title = "Design and management of VFI partitioned networks-on-chip",
abstract = "The design of many core systems-on-chip (SoCs) has become increasingly challenging due to high levels of integration, excessive energy consumption, and clock distribution problems. To deal with these issues, this chapter considers network-on-chip (NoC) architectures partitioned into several voltage-frequency islands (VFIs) and propose a design methodology for runtime energy management. The proposed approach minimizes the energy consumption subject to performance constraints. Then, we present efficient techniques for on-the-fly workload monitoring and management to ensure that the system can cope with variability in the workload and various technology-related parameters. Finally, the results and functional correctness are validated using an FPGA prototype for an NoC with multiple VFIs.",
author = "Umit Ogras and Radu Marculescu",
year = "2013",
doi = "10.1007/978-94-007-3958-1-8",
language = "English (US)",
isbn = "9789400739574",
volume = "184",
series = "Lecture Notes in Electrical Engineering",
pages = "135--154",
booktitle = "Lecture Notes in Electrical Engineering",

}

TY - CHAP

T1 - Design and management of VFI partitioned networks-on-chip

AU - Ogras, Umit

AU - Marculescu, Radu

PY - 2013

Y1 - 2013

N2 - The design of many core systems-on-chip (SoCs) has become increasingly challenging due to high levels of integration, excessive energy consumption, and clock distribution problems. To deal with these issues, this chapter considers network-on-chip (NoC) architectures partitioned into several voltage-frequency islands (VFIs) and propose a design methodology for runtime energy management. The proposed approach minimizes the energy consumption subject to performance constraints. Then, we present efficient techniques for on-the-fly workload monitoring and management to ensure that the system can cope with variability in the workload and various technology-related parameters. Finally, the results and functional correctness are validated using an FPGA prototype for an NoC with multiple VFIs.

AB - The design of many core systems-on-chip (SoCs) has become increasingly challenging due to high levels of integration, excessive energy consumption, and clock distribution problems. To deal with these issues, this chapter considers network-on-chip (NoC) architectures partitioned into several voltage-frequency islands (VFIs) and propose a design methodology for runtime energy management. The proposed approach minimizes the energy consumption subject to performance constraints. Then, we present efficient techniques for on-the-fly workload monitoring and management to ensure that the system can cope with variability in the workload and various technology-related parameters. Finally, the results and functional correctness are validated using an FPGA prototype for an NoC with multiple VFIs.

UR - http://www.scopus.com/inward/record.url?scp=84875895495&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84875895495&partnerID=8YFLogxK

U2 - 10.1007/978-94-007-3958-1-8

DO - 10.1007/978-94-007-3958-1-8

M3 - Chapter

AN - SCOPUS:84875895495

SN - 9789400739574

VL - 184

T3 - Lecture Notes in Electrical Engineering

SP - 135

EP - 154

BT - Lecture Notes in Electrical Engineering

ER -