Delay and power tradeoffs for static and dynamic register files

Vinay Vashishtha; Aditya Gujja; Lawrence T. Clark

doi:10.1109/ISCAS.2015.7169293

Delay and power tradeoffs for static and dynamic register files

Vinay Vashishtha, Aditya Gujja, Lawrence T. Clark

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Scopus citations

Abstract

Register file (RF) memory is important in low power SOCs due to its inherent low voltage stability. Moreover, designs increasingly use compiled instead of custom memory blocks, which frequently employ static, rather than pre-charged dynamic register files. In this paper, we compare static and dynamic RF power dissipation and timing characteristics. The relative timing and power advantages of the designs are shown to be dependent on the memory aspect ratio, i.e. array width and height. One version, fabricated on a foundry bulk CMOS 90-nm low standby power (LP) process provides a baseline for the analyses.

Original language	English (US)
Title of host publication	Proceedings - IEEE International Symposium on Circuits and Systems
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	2900-2903
Number of pages	4
Volume	2015-July
ISBN (Print)	9781479983919
DOIs	https://doi.org/10.1109/ISCAS.2015.7169293
State	Published - Jul 27 2015
Event	IEEE International Symposium on Circuits and Systems, ISCAS 2015 - Lisbon, Portugal Duration: May 24 2015 → May 27 2015

Other

Other	IEEE International Symposium on Circuits and Systems, ISCAS 2015
Country	Portugal
City	Lisbon
Period	5/24/15 → 5/27/15

Keywords

8-T SRAM
cache
dynamic circuits
Register file

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/ISCAS.2015.7169293

Fingerprint Dive into the research topics of 'Delay and power tradeoffs for static and dynamic register files'. Together they form a unique fingerprint.

Cite this

Vashishtha, V., Gujja, A., & Clark, L. T. (2015). Delay and power tradeoffs for static and dynamic register files. In Proceedings - IEEE International Symposium on Circuits and Systems (Vol. 2015-July, pp. 2900-2903). [7169293] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2015.7169293

Delay and power tradeoffs for static and dynamic register files. / Vashishtha, Vinay; Gujja, Aditya; Clark, Lawrence T.

Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 2015-July Institute of Electrical and Electronics Engineers Inc., 2015. p. 2900-2903 7169293.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Vashishtha, V, Gujja, A & Clark, LT 2015, Delay and power tradeoffs for static and dynamic register files. in Proceedings - IEEE International Symposium on Circuits and Systems. vol. 2015-July, 7169293, Institute of Electrical and Electronics Engineers Inc., pp. 2900-2903, IEEE International Symposium on Circuits and Systems, ISCAS 2015, Lisbon, Portugal, 5/24/15. https://doi.org/10.1109/ISCAS.2015.7169293

@inproceedings{6deecbb4d3044a78bbc24ef04b98a419,

title = "Delay and power tradeoffs for static and dynamic register files",

abstract = "Register file (RF) memory is important in low power SOCs due to its inherent low voltage stability. Moreover, designs increasingly use compiled instead of custom memory blocks, which frequently employ static, rather than pre-charged dynamic register files. In this paper, we compare static and dynamic RF power dissipation and timing characteristics. The relative timing and power advantages of the designs are shown to be dependent on the memory aspect ratio, i.e. array width and height. One version, fabricated on a foundry bulk CMOS 90-nm low standby power (LP) process provides a baseline for the analyses.",

keywords = "8-T SRAM, cache, dynamic circuits, Register file",

author = "Vinay Vashishtha and Aditya Gujja and Clark, {Lawrence T.}",

year = "2015",

month = jul,

day = "27",

doi = "10.1109/ISCAS.2015.7169293",

language = "English (US)",

isbn = "9781479983919",

volume = "2015-July",

pages = "2900--2903",

booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "IEEE International Symposium on Circuits and Systems, ISCAS 2015 ; Conference date: 24-05-2015 Through 27-05-2015",

}

TY - GEN

T1 - Delay and power tradeoffs for static and dynamic register files

AU - Vashishtha, Vinay

AU - Gujja, Aditya

AU - Clark, Lawrence T.

PY - 2015/7/27

Y1 - 2015/7/27

N2 - Register file (RF) memory is important in low power SOCs due to its inherent low voltage stability. Moreover, designs increasingly use compiled instead of custom memory blocks, which frequently employ static, rather than pre-charged dynamic register files. In this paper, we compare static and dynamic RF power dissipation and timing characteristics. The relative timing and power advantages of the designs are shown to be dependent on the memory aspect ratio, i.e. array width and height. One version, fabricated on a foundry bulk CMOS 90-nm low standby power (LP) process provides a baseline for the analyses.

AB - Register file (RF) memory is important in low power SOCs due to its inherent low voltage stability. Moreover, designs increasingly use compiled instead of custom memory blocks, which frequently employ static, rather than pre-charged dynamic register files. In this paper, we compare static and dynamic RF power dissipation and timing characteristics. The relative timing and power advantages of the designs are shown to be dependent on the memory aspect ratio, i.e. array width and height. One version, fabricated on a foundry bulk CMOS 90-nm low standby power (LP) process provides a baseline for the analyses.

KW - 8-T SRAM

KW - cache

KW - dynamic circuits

KW - Register file

UR - http://www.scopus.com/inward/record.url?scp=84946198769&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84946198769&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2015.7169293

DO - 10.1109/ISCAS.2015.7169293

M3 - Conference contribution

AN - SCOPUS:84946198769

SN - 9781479983919

VL - 2015-July

SP - 2900

EP - 2903

BT - Proceedings - IEEE International Symposium on Circuits and Systems

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - IEEE International Symposium on Circuits and Systems, ISCAS 2015

Y2 - 24 May 2015 through 27 May 2015

ER -