Decomposition based approach for synthesis of multi-level threshold logic circuits

Tejaswi Gowda, Sarma Vrudhula

Research output: Chapter in Book/Report/Conference proceedingConference contribution

18 Citations (Scopus)

Abstract

Scaling is currently the most popular technique used to improve performance metrics of CMOS circuits. This cannot go on forever because the properties that are responsible for the functioning of MOSFETs no longer hold in nano dimensions. Recent research into nano devices has shown that nano devices can be an alternative to CMOS when scaling of CMOS becomes infeasible in the near future. This is motivating the need for stable and mature design automation techniques for threshold logic since it is the design abstraction used for most nano-devices. This paper presents a new decomposition theory that is based on the properties of threshold functions. The main contributions of this paper are: (1) A new method of algebraic factorization called the min-max factorization. (2) A decomposition theory that uses this new factorization to identify and characterize threshold functions. (3) A new threshold logic synthesis methodology that uses the decomposition theory. This synthesis methodology produces circuits that are better than the previous state of art (27% better gate count and comparable circuit depth).

Original languageEnglish (US)
Title of host publicationProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Pages125-130
Number of pages6
DOIs
StatePublished - 2008
Event2008 Asia and South Pacific Design Automation Conference, ASP-DAC - Seoul, Korea, Republic of
Duration: Mar 21 2008Mar 24 2008

Other

Other2008 Asia and South Pacific Design Automation Conference, ASP-DAC
CountryKorea, Republic of
CitySeoul
Period3/21/083/24/08

Fingerprint

Threshold logic
Logic circuits
Factorization
Decomposition
Networks (circuits)
Automation

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Gowda, T., & Vrudhula, S. (2008). Decomposition based approach for synthesis of multi-level threshold logic circuits. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 125-130). [4483925] https://doi.org/10.1109/ASPDAC.2008.4483925

Decomposition based approach for synthesis of multi-level threshold logic circuits. / Gowda, Tejaswi; Vrudhula, Sarma.

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2008. p. 125-130 4483925.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Gowda, T & Vrudhula, S 2008, Decomposition based approach for synthesis of multi-level threshold logic circuits. in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC., 4483925, pp. 125-130, 2008 Asia and South Pacific Design Automation Conference, ASP-DAC, Seoul, Korea, Republic of, 3/21/08. https://doi.org/10.1109/ASPDAC.2008.4483925
Gowda T, Vrudhula S. Decomposition based approach for synthesis of multi-level threshold logic circuits. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2008. p. 125-130. 4483925 https://doi.org/10.1109/ASPDAC.2008.4483925
Gowda, Tejaswi ; Vrudhula, Sarma. / Decomposition based approach for synthesis of multi-level threshold logic circuits. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2008. pp. 125-130
@inproceedings{b748dffe9ea443b0b72309201cb8b987,
title = "Decomposition based approach for synthesis of multi-level threshold logic circuits",
abstract = "Scaling is currently the most popular technique used to improve performance metrics of CMOS circuits. This cannot go on forever because the properties that are responsible for the functioning of MOSFETs no longer hold in nano dimensions. Recent research into nano devices has shown that nano devices can be an alternative to CMOS when scaling of CMOS becomes infeasible in the near future. This is motivating the need for stable and mature design automation techniques for threshold logic since it is the design abstraction used for most nano-devices. This paper presents a new decomposition theory that is based on the properties of threshold functions. The main contributions of this paper are: (1) A new method of algebraic factorization called the min-max factorization. (2) A decomposition theory that uses this new factorization to identify and characterize threshold functions. (3) A new threshold logic synthesis methodology that uses the decomposition theory. This synthesis methodology produces circuits that are better than the previous state of art (27{\%} better gate count and comparable circuit depth).",
author = "Tejaswi Gowda and Sarma Vrudhula",
year = "2008",
doi = "10.1109/ASPDAC.2008.4483925",
language = "English (US)",
isbn = "9781424419227",
pages = "125--130",
booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

}

TY - GEN

T1 - Decomposition based approach for synthesis of multi-level threshold logic circuits

AU - Gowda, Tejaswi

AU - Vrudhula, Sarma

PY - 2008

Y1 - 2008

N2 - Scaling is currently the most popular technique used to improve performance metrics of CMOS circuits. This cannot go on forever because the properties that are responsible for the functioning of MOSFETs no longer hold in nano dimensions. Recent research into nano devices has shown that nano devices can be an alternative to CMOS when scaling of CMOS becomes infeasible in the near future. This is motivating the need for stable and mature design automation techniques for threshold logic since it is the design abstraction used for most nano-devices. This paper presents a new decomposition theory that is based on the properties of threshold functions. The main contributions of this paper are: (1) A new method of algebraic factorization called the min-max factorization. (2) A decomposition theory that uses this new factorization to identify and characterize threshold functions. (3) A new threshold logic synthesis methodology that uses the decomposition theory. This synthesis methodology produces circuits that are better than the previous state of art (27% better gate count and comparable circuit depth).

AB - Scaling is currently the most popular technique used to improve performance metrics of CMOS circuits. This cannot go on forever because the properties that are responsible for the functioning of MOSFETs no longer hold in nano dimensions. Recent research into nano devices has shown that nano devices can be an alternative to CMOS when scaling of CMOS becomes infeasible in the near future. This is motivating the need for stable and mature design automation techniques for threshold logic since it is the design abstraction used for most nano-devices. This paper presents a new decomposition theory that is based on the properties of threshold functions. The main contributions of this paper are: (1) A new method of algebraic factorization called the min-max factorization. (2) A decomposition theory that uses this new factorization to identify and characterize threshold functions. (3) A new threshold logic synthesis methodology that uses the decomposition theory. This synthesis methodology produces circuits that are better than the previous state of art (27% better gate count and comparable circuit depth).

UR - http://www.scopus.com/inward/record.url?scp=49549123332&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=49549123332&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2008.4483925

DO - 10.1109/ASPDAC.2008.4483925

M3 - Conference contribution

AN - SCOPUS:49549123332

SN - 9781424419227

SP - 125

EP - 130

BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

ER -