Data driven power optimization of sequential circuits

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

In this paper we present an efficient technique to reduce the power dissipation in a technology mapped CMOS sequential circuit based on logic and structural transformations. The power reduction is achieved by adding sequential redundancies from low switching activity gates to high switching activity gates (targets) such that the switching activities at the output of the targets are significantly reduced. We show that the power reducing transformations result in a circuit that is a valid replacement of the original. The notion of validity used here is that of a delay safe replacement. The potential transformations are found by direct logic implications applied to the circuit netlist. Therefore the complexity of the proposed transformation is polynomial in the size of the circuit, allowing the processing of large designs.

Original languageEnglish (US)
Title of host publicationProceedings -Design, Automation and Test in Europe, DATE
Pages686-691
Number of pages6
DOIs
StatePublished - 1998
EventDesign, Automation and Test in Europe, DATE 1998 - Paris, France
Duration: Feb 23 1998Feb 26 1998

Other

OtherDesign, Automation and Test in Europe, DATE 1998
CountryFrance
CityParis
Period2/23/982/26/98

Fingerprint

Sequential circuits
Networks (circuits)
Redundancy
Energy dissipation
Polynomials
Processing

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Wang, Q., & Vrudhula, S. (1998). Data driven power optimization of sequential circuits. In Proceedings -Design, Automation and Test in Europe, DATE (pp. 686-691). [655932] https://doi.org/10.1109/DATE.1998.655932

Data driven power optimization of sequential circuits. / Wang, Qi; Vrudhula, Sarma.

Proceedings -Design, Automation and Test in Europe, DATE. 1998. p. 686-691 655932.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Wang, Q & Vrudhula, S 1998, Data driven power optimization of sequential circuits. in Proceedings -Design, Automation and Test in Europe, DATE., 655932, pp. 686-691, Design, Automation and Test in Europe, DATE 1998, Paris, France, 2/23/98. https://doi.org/10.1109/DATE.1998.655932
Wang Q, Vrudhula S. Data driven power optimization of sequential circuits. In Proceedings -Design, Automation and Test in Europe, DATE. 1998. p. 686-691. 655932 https://doi.org/10.1109/DATE.1998.655932
Wang, Qi ; Vrudhula, Sarma. / Data driven power optimization of sequential circuits. Proceedings -Design, Automation and Test in Europe, DATE. 1998. pp. 686-691
@inproceedings{28a659b86b634abf8cc5db5241f34a92,
title = "Data driven power optimization of sequential circuits",
abstract = "In this paper we present an efficient technique to reduce the power dissipation in a technology mapped CMOS sequential circuit based on logic and structural transformations. The power reduction is achieved by adding sequential redundancies from low switching activity gates to high switching activity gates (targets) such that the switching activities at the output of the targets are significantly reduced. We show that the power reducing transformations result in a circuit that is a valid replacement of the original. The notion of validity used here is that of a delay safe replacement. The potential transformations are found by direct logic implications applied to the circuit netlist. Therefore the complexity of the proposed transformation is polynomial in the size of the circuit, allowing the processing of large designs.",
author = "Qi Wang and Sarma Vrudhula",
year = "1998",
doi = "10.1109/DATE.1998.655932",
language = "English (US)",
pages = "686--691",
booktitle = "Proceedings -Design, Automation and Test in Europe, DATE",

}

TY - GEN

T1 - Data driven power optimization of sequential circuits

AU - Wang, Qi

AU - Vrudhula, Sarma

PY - 1998

Y1 - 1998

N2 - In this paper we present an efficient technique to reduce the power dissipation in a technology mapped CMOS sequential circuit based on logic and structural transformations. The power reduction is achieved by adding sequential redundancies from low switching activity gates to high switching activity gates (targets) such that the switching activities at the output of the targets are significantly reduced. We show that the power reducing transformations result in a circuit that is a valid replacement of the original. The notion of validity used here is that of a delay safe replacement. The potential transformations are found by direct logic implications applied to the circuit netlist. Therefore the complexity of the proposed transformation is polynomial in the size of the circuit, allowing the processing of large designs.

AB - In this paper we present an efficient technique to reduce the power dissipation in a technology mapped CMOS sequential circuit based on logic and structural transformations. The power reduction is achieved by adding sequential redundancies from low switching activity gates to high switching activity gates (targets) such that the switching activities at the output of the targets are significantly reduced. We show that the power reducing transformations result in a circuit that is a valid replacement of the original. The notion of validity used here is that of a delay safe replacement. The potential transformations are found by direct logic implications applied to the circuit netlist. Therefore the complexity of the proposed transformation is polynomial in the size of the circuit, allowing the processing of large designs.

UR - http://www.scopus.com/inward/record.url?scp=84893744734&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84893744734&partnerID=8YFLogxK

U2 - 10.1109/DATE.1998.655932

DO - 10.1109/DATE.1998.655932

M3 - Conference contribution

AN - SCOPUS:84893744734

SP - 686

EP - 691

BT - Proceedings -Design, Automation and Test in Europe, DATE

ER -