Current source based standard cell model for accurate signal integrity and timing analysis

Amit Goel, Sarma Vrudhula

Research output: Chapter in Book/Report/Conference proceedingConference contribution

12 Citations (Scopus)

Abstract

The inductance and coupling effects in interconnects and non-linear receiver loads has resulted in complex input signals and output loads for gates in the modern deep sub-micron CMOS technologies. As a result, the conventional method of timing characterization, which is based on lookup tables with input slew and output load capacitance as indices, is no longer adequate. The focus has now shifted to current source based standard cell models which are based on the fundamental property of transconductance of MOSFETs. In this paper we propose a systematic methodology for obtaining a current based delay model for gates, which can accommodate both single (SIS) and multi-input (MIS) switching signals of arbitrary shape and complex non-linear output loads. We use an analytical model for the gate output current expressed as a function of the node voltages. This results in an average error less than 0.5% with maximum standard deviation of 2.5% in error when compared with SPICE for a large number of standard cells. When compared with SPICE, using the proposed models gives stage delay and output slew with an average error of less than 3% and 2% respectively for arbitrary inputs and output load combinations.

Original languageEnglish (US)
Title of host publicationProceedings -Design, Automation and Test in Europe, DATE
Pages574-579
Number of pages6
DOIs
StatePublished - 2008
EventDesign, Automation and Test in Europe, DATE 2008 - Munich, Germany
Duration: Mar 10 2008Mar 14 2008

Other

OtherDesign, Automation and Test in Europe, DATE 2008
CountryGermany
CityMunich
Period3/10/083/14/08

Fingerprint

SPICE
Table lookup
Management information systems
Transconductance
Inductance
Analytical models
Capacitance
Electric potential

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Goel, A., & Vrudhula, S. (2008). Current source based standard cell model for accurate signal integrity and timing analysis. In Proceedings -Design, Automation and Test in Europe, DATE (pp. 574-579). [4484738] https://doi.org/10.1109/DATE.2008.4484738

Current source based standard cell model for accurate signal integrity and timing analysis. / Goel, Amit; Vrudhula, Sarma.

Proceedings -Design, Automation and Test in Europe, DATE. 2008. p. 574-579 4484738.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Goel, A & Vrudhula, S 2008, Current source based standard cell model for accurate signal integrity and timing analysis. in Proceedings -Design, Automation and Test in Europe, DATE., 4484738, pp. 574-579, Design, Automation and Test in Europe, DATE 2008, Munich, Germany, 3/10/08. https://doi.org/10.1109/DATE.2008.4484738
Goel A, Vrudhula S. Current source based standard cell model for accurate signal integrity and timing analysis. In Proceedings -Design, Automation and Test in Europe, DATE. 2008. p. 574-579. 4484738 https://doi.org/10.1109/DATE.2008.4484738
Goel, Amit ; Vrudhula, Sarma. / Current source based standard cell model for accurate signal integrity and timing analysis. Proceedings -Design, Automation and Test in Europe, DATE. 2008. pp. 574-579
@inproceedings{1fba4b5c58314e2394fd24bfa04a1f89,
title = "Current source based standard cell model for accurate signal integrity and timing analysis",
abstract = "The inductance and coupling effects in interconnects and non-linear receiver loads has resulted in complex input signals and output loads for gates in the modern deep sub-micron CMOS technologies. As a result, the conventional method of timing characterization, which is based on lookup tables with input slew and output load capacitance as indices, is no longer adequate. The focus has now shifted to current source based standard cell models which are based on the fundamental property of transconductance of MOSFETs. In this paper we propose a systematic methodology for obtaining a current based delay model for gates, which can accommodate both single (SIS) and multi-input (MIS) switching signals of arbitrary shape and complex non-linear output loads. We use an analytical model for the gate output current expressed as a function of the node voltages. This results in an average error less than 0.5{\%} with maximum standard deviation of 2.5{\%} in error when compared with SPICE for a large number of standard cells. When compared with SPICE, using the proposed models gives stage delay and output slew with an average error of less than 3{\%} and 2{\%} respectively for arbitrary inputs and output load combinations.",
author = "Amit Goel and Sarma Vrudhula",
year = "2008",
doi = "10.1109/DATE.2008.4484738",
language = "English (US)",
isbn = "9783981080",
pages = "574--579",
booktitle = "Proceedings -Design, Automation and Test in Europe, DATE",

}

TY - GEN

T1 - Current source based standard cell model for accurate signal integrity and timing analysis

AU - Goel, Amit

AU - Vrudhula, Sarma

PY - 2008

Y1 - 2008

N2 - The inductance and coupling effects in interconnects and non-linear receiver loads has resulted in complex input signals and output loads for gates in the modern deep sub-micron CMOS technologies. As a result, the conventional method of timing characterization, which is based on lookup tables with input slew and output load capacitance as indices, is no longer adequate. The focus has now shifted to current source based standard cell models which are based on the fundamental property of transconductance of MOSFETs. In this paper we propose a systematic methodology for obtaining a current based delay model for gates, which can accommodate both single (SIS) and multi-input (MIS) switching signals of arbitrary shape and complex non-linear output loads. We use an analytical model for the gate output current expressed as a function of the node voltages. This results in an average error less than 0.5% with maximum standard deviation of 2.5% in error when compared with SPICE for a large number of standard cells. When compared with SPICE, using the proposed models gives stage delay and output slew with an average error of less than 3% and 2% respectively for arbitrary inputs and output load combinations.

AB - The inductance and coupling effects in interconnects and non-linear receiver loads has resulted in complex input signals and output loads for gates in the modern deep sub-micron CMOS technologies. As a result, the conventional method of timing characterization, which is based on lookup tables with input slew and output load capacitance as indices, is no longer adequate. The focus has now shifted to current source based standard cell models which are based on the fundamental property of transconductance of MOSFETs. In this paper we propose a systematic methodology for obtaining a current based delay model for gates, which can accommodate both single (SIS) and multi-input (MIS) switching signals of arbitrary shape and complex non-linear output loads. We use an analytical model for the gate output current expressed as a function of the node voltages. This results in an average error less than 0.5% with maximum standard deviation of 2.5% in error when compared with SPICE for a large number of standard cells. When compared with SPICE, using the proposed models gives stage delay and output slew with an average error of less than 3% and 2% respectively for arbitrary inputs and output load combinations.

UR - http://www.scopus.com/inward/record.url?scp=49749100737&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=49749100737&partnerID=8YFLogxK

U2 - 10.1109/DATE.2008.4484738

DO - 10.1109/DATE.2008.4484738

M3 - Conference contribution

AN - SCOPUS:49749100737

SN - 9783981080

SN - 9789783981089

SP - 574

EP - 579

BT - Proceedings -Design, Automation and Test in Europe, DATE

ER -