Crosstalk-aware PWM-based on-chip global signaling in 65nm CMOS

Jae-sun Seo, Dennis Sylvester, David Blaauw

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

This paper proposes two crosstalk-aware signaling techniques based on pulse width modulation (PWM) for energy-efficient on-chip global busses. Two bits of information are encoded into transition type and pulse width for transmission over one wire. Measurements from 5mm on-chip links in 65nm CMOS show that the proposed schemes simultaneously achieve 15% performance improvement, 46% peak energy reduction, up to 25% average energy reduction, and >2X leakage reduction compared to conventional repeaters.

Original languageEnglish (US)
Title of host publicationIEEE Symposium on VLSI Circuits, Digest of Technical Papers
Pages88-89
Number of pages2
StatePublished - 2009
Externally publishedYes
Event2009 Symposium on VLSI Circuits - Kyoto, Japan
Duration: Jun 16 2009Jun 18 2009

Other

Other2009 Symposium on VLSI Circuits
CountryJapan
CityKyoto
Period6/16/096/18/09

Fingerprint

Crosstalk
Pulse width modulation
Telecommunication repeaters
Wire

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Seo, J., Sylvester, D., & Blaauw, D. (2009). Crosstalk-aware PWM-based on-chip global signaling in 65nm CMOS. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers (pp. 88-89). [5205285]

Crosstalk-aware PWM-based on-chip global signaling in 65nm CMOS. / Seo, Jae-sun; Sylvester, Dennis; Blaauw, David.

IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2009. p. 88-89 5205285.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Seo, J, Sylvester, D & Blaauw, D 2009, Crosstalk-aware PWM-based on-chip global signaling in 65nm CMOS. in IEEE Symposium on VLSI Circuits, Digest of Technical Papers., 5205285, pp. 88-89, 2009 Symposium on VLSI Circuits, Kyoto, Japan, 6/16/09.
Seo J, Sylvester D, Blaauw D. Crosstalk-aware PWM-based on-chip global signaling in 65nm CMOS. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2009. p. 88-89. 5205285
Seo, Jae-sun ; Sylvester, Dennis ; Blaauw, David. / Crosstalk-aware PWM-based on-chip global signaling in 65nm CMOS. IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2009. pp. 88-89
@inproceedings{fe448b51878d408f91c2d04924434e9e,
title = "Crosstalk-aware PWM-based on-chip global signaling in 65nm CMOS",
abstract = "This paper proposes two crosstalk-aware signaling techniques based on pulse width modulation (PWM) for energy-efficient on-chip global busses. Two bits of information are encoded into transition type and pulse width for transmission over one wire. Measurements from 5mm on-chip links in 65nm CMOS show that the proposed schemes simultaneously achieve 15{\%} performance improvement, 46{\%} peak energy reduction, up to 25{\%} average energy reduction, and >2X leakage reduction compared to conventional repeaters.",
author = "Jae-sun Seo and Dennis Sylvester and David Blaauw",
year = "2009",
language = "English (US)",
isbn = "9784863480018",
pages = "88--89",
booktitle = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

}

TY - GEN

T1 - Crosstalk-aware PWM-based on-chip global signaling in 65nm CMOS

AU - Seo, Jae-sun

AU - Sylvester, Dennis

AU - Blaauw, David

PY - 2009

Y1 - 2009

N2 - This paper proposes two crosstalk-aware signaling techniques based on pulse width modulation (PWM) for energy-efficient on-chip global busses. Two bits of information are encoded into transition type and pulse width for transmission over one wire. Measurements from 5mm on-chip links in 65nm CMOS show that the proposed schemes simultaneously achieve 15% performance improvement, 46% peak energy reduction, up to 25% average energy reduction, and >2X leakage reduction compared to conventional repeaters.

AB - This paper proposes two crosstalk-aware signaling techniques based on pulse width modulation (PWM) for energy-efficient on-chip global busses. Two bits of information are encoded into transition type and pulse width for transmission over one wire. Measurements from 5mm on-chip links in 65nm CMOS show that the proposed schemes simultaneously achieve 15% performance improvement, 46% peak energy reduction, up to 25% average energy reduction, and >2X leakage reduction compared to conventional repeaters.

UR - http://www.scopus.com/inward/record.url?scp=70449377019&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70449377019&partnerID=8YFLogxK

M3 - Conference contribution

SN - 9784863480018

SP - 88

EP - 89

BT - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

ER -