Computational∗RAM implementation of MPEG-2 for real-time encoding

T. M. Le, W. M. Snelgrove, S. Panchanathan

Research output: Contribution to journalConference article

1 Citation (Scopus)

Abstract

In this paper, a Computational Random Access Memory (C∗RAM) implementation of MPEG-2 video compression standard is presented. This implementation has the advantage of processing image/video data in parallel and directly in the frame buffers. Therefore, savings in execution time and I/O bandwidth due to massively parallel on-chip computation and reduction in the data transfer among chips is achieved. As a result, MPEG-2 video encoding can be realized in real-time on a programmable 64Mb DRAM-based C∗RAM.

Original languageEnglish (US)
Pages (from-to)182-193
Number of pages12
JournalProceedings of SPIE - The International Society for Optical Engineering
Volume3021
DOIs
StatePublished - Jan 17 1997
EventMultimedia Hardware Architectures 1997 - San Jose, United States
Duration: Feb 8 1997Feb 14 1997

Fingerprint

MPEG-2
Random Access
random access memory
coding
Encoding
Chip
chips
Real-time
Data storage equipment
video data
video compression
Video Compression
Dynamic random access storage
Data Transfer
Data transfer
Image compression
Execution Time
image processing
Buffer
Image Processing

Keywords

  • Logic in memory
  • MPEG
  • Parallel processing
  • SIMD architecture

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Computer Science Applications
  • Applied Mathematics
  • Electrical and Electronic Engineering

Cite this

Computational∗RAM implementation of MPEG-2 for real-time encoding. / Le, T. M.; Snelgrove, W. M.; Panchanathan, S.

In: Proceedings of SPIE - The International Society for Optical Engineering, Vol. 3021, 17.01.1997, p. 182-193.

Research output: Contribution to journalConference article

@article{e1a53e22f6a74c5095d10c78011f6721,
title = "Computational∗RAM implementation of MPEG-2 for real-time encoding",
abstract = "In this paper, a Computational Random Access Memory (C∗RAM) implementation of MPEG-2 video compression standard is presented. This implementation has the advantage of processing image/video data in parallel and directly in the frame buffers. Therefore, savings in execution time and I/O bandwidth due to massively parallel on-chip computation and reduction in the data transfer among chips is achieved. As a result, MPEG-2 video encoding can be realized in real-time on a programmable 64Mb DRAM-based C∗RAM.",
keywords = "Logic in memory, MPEG, Parallel processing, SIMD architecture",
author = "Le, {T. M.} and Snelgrove, {W. M.} and S. Panchanathan",
year = "1997",
month = "1",
day = "17",
doi = "10.1117/12.263511",
language = "English (US)",
volume = "3021",
pages = "182--193",
journal = "Proceedings of SPIE - The International Society for Optical Engineering",
issn = "0277-786X",
publisher = "SPIE",

}

TY - JOUR

T1 - Computational∗RAM implementation of MPEG-2 for real-time encoding

AU - Le, T. M.

AU - Snelgrove, W. M.

AU - Panchanathan, S.

PY - 1997/1/17

Y1 - 1997/1/17

N2 - In this paper, a Computational Random Access Memory (C∗RAM) implementation of MPEG-2 video compression standard is presented. This implementation has the advantage of processing image/video data in parallel and directly in the frame buffers. Therefore, savings in execution time and I/O bandwidth due to massively parallel on-chip computation and reduction in the data transfer among chips is achieved. As a result, MPEG-2 video encoding can be realized in real-time on a programmable 64Mb DRAM-based C∗RAM.

AB - In this paper, a Computational Random Access Memory (C∗RAM) implementation of MPEG-2 video compression standard is presented. This implementation has the advantage of processing image/video data in parallel and directly in the frame buffers. Therefore, savings in execution time and I/O bandwidth due to massively parallel on-chip computation and reduction in the data transfer among chips is achieved. As a result, MPEG-2 video encoding can be realized in real-time on a programmable 64Mb DRAM-based C∗RAM.

KW - Logic in memory

KW - MPEG

KW - Parallel processing

KW - SIMD architecture

UR - http://www.scopus.com/inward/record.url?scp=85037697979&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85037697979&partnerID=8YFLogxK

U2 - 10.1117/12.263511

DO - 10.1117/12.263511

M3 - Conference article

AN - SCOPUS:85037697979

VL - 3021

SP - 182

EP - 193

JO - Proceedings of SPIE - The International Society for Optical Engineering

JF - Proceedings of SPIE - The International Society for Optical Engineering

SN - 0277-786X

ER -