Composite spintronic accuracy-configurable adder for low power Digital Signal Processing

Shaahin Angizi, Zhezhi He, Ronald F. Demara, Deliang Fan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

16 Scopus citations

Abstract

Approximate Computing as a promising approach in Digital Signal Processing applications has been extensively analyzed to trade off limited accuracy loss for improvements in other circuit metrics, such as area, power, and speed. Most previous works on approximate circuit design have hardwired the degree of approximation in their implementations. This significantly limits their applicability, since inherent resilience varies significantly within applications. To address this limitation, in this paper, we propose a compact and energy efficient accuracy-configurable adder design based on a composite spintronic device structure consisting of magnetic domain wall motion stripe and magnetic tunnel junction. By leveraging the intrinsic current-mode thresholding operation of the spintronic device, we initially propose a hybrid Spin-CMOS majority gate and then we employ it to design an accuracy-configurable full adder cell. The proposed adder is equipped with a control knob to regulate energy-efficiency and the output quality trade-offs by modulating the circuit into two distinct operation modes (approximation and precision) to obtain acceptable output quality and reduced power consumption. The device-circuit SPICE simulations show 34.58% and 66% improvement in power consumption for precision and approximation modes, respectively, over recently reported Domain Wall Motion-based full adder design. The area-efficient accuracy-configurable adder also exhibits 19% improvement in circuit complexity over state-of-the-art CMOS FA design. We demonstrate the efficacy of our proposed adder in discrete cosine transform computation for a digital image processing architecture.

Original languageEnglish (US)
Title of host publicationProceedings of the 18th International Symposium on Quality Electronic Design, ISQED 2017
PublisherIEEE Computer Society
Pages391-396
Number of pages6
ISBN (Electronic)9781509054046
DOIs
StatePublished - May 2 2017
Externally publishedYes
Event18th International Symposium on Quality Electronic Design, ISQED 2017 - Santa Clara, United States
Duration: Mar 14 2017Mar 15 2017

Publication series

NameProceedings - International Symposium on Quality Electronic Design, ISQED
ISSN (Print)1948-3287
ISSN (Electronic)1948-3295

Other

Other18th International Symposium on Quality Electronic Design, ISQED 2017
CountryUnited States
CitySanta Clara
Period3/14/173/15/17

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

Fingerprint Dive into the research topics of 'Composite spintronic accuracy-configurable adder for low power Digital Signal Processing'. Together they form a unique fingerprint.

Cite this