Complete logic family using tunneling-phase-logic devices

H. A.H. Fahmy, R. A. Kiehl

Research output: Chapter in Book/Report/Conference proceedingConference contribution

31 Scopus citations


This paper presents the work done to develop and characterize the behavior of binary tunneling phase logic (TPL) devices. Three input NAND, NOR and MINORITY functions are demonstrated using a single TPL element. The fan-out of the gates is discussed as well as the loading effects of multiple gates in cascade. Stable regions of operation are reported and future research possibilities are explored.

Original languageEnglish (US)
Title of host publicationICM 1999 - 11th International Conference on Microelectronics
PublisherInstitute of Electrical and Electronics Engineers Inc.
Number of pages4
ISBN (Electronic)0780366433
StatePublished - Jan 1 1999
Externally publishedYes
Event11th International Conference on Microelectronics, ICM 1999 - Kuwait City, Kuwait
Duration: Nov 22 1999Nov 24 1999

Publication series

NameProceedings of the International Conference on Microelectronics, ICM


Other11th International Conference on Microelectronics, ICM 1999
CityKuwait City


  • CMOS logic circuits
  • Capacitance
  • Clocks
  • Digital circuits
  • Electrons
  • Frequency
  • Logic circuits
  • Logic devices
  • Tunneling
  • Voltage

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Complete logic family using tunneling-phase-logic devices'. Together they form a unique fingerprint.

Cite this