Complete logic family using tunneling-phase-logic devices

H. A H Fahmy, Richard Kiehl

Research output: Chapter in Book/Report/Conference proceedingConference contribution

26 Citations (Scopus)

Abstract

This paper presents the work done to develop and characterize the behavior of binary tunneling phase logic (TPL) devices. Three input NAND, NOR and MINORITY functions are demonstrated using a single TPL element. The fan-out of the gates is discussed as well as the loading effects of multiple gates in cascade. Stable regions of operation are reported and future research possibilities are explored.

Original languageEnglish (US)
Title of host publicationProceedings of the International Conference on Microelectronics, ICM
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages153-156
Number of pages4
Volume2000-January
ISBN (Print)0780366433
DOIs
StatePublished - 1999
Externally publishedYes
Event11th International Conference on Microelectronics, ICM 1999 - Kuwait City, Kuwait
Duration: Nov 22 1999Nov 24 1999

Other

Other11th International Conference on Microelectronics, ICM 1999
CountryKuwait
CityKuwait City
Period11/22/9911/24/99

Fingerprint

Logic devices
Fans

Keywords

  • Capacitance
  • Clocks
  • CMOS logic circuits
  • Digital circuits
  • Electrons
  • Frequency
  • Logic circuits
  • Logic devices
  • Tunneling
  • Voltage

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Fahmy, H. A. H., & Kiehl, R. (1999). Complete logic family using tunneling-phase-logic devices. In Proceedings of the International Conference on Microelectronics, ICM (Vol. 2000-January, pp. 153-156). [884828] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICM.2000.884828

Complete logic family using tunneling-phase-logic devices. / Fahmy, H. A H; Kiehl, Richard.

Proceedings of the International Conference on Microelectronics, ICM. Vol. 2000-January Institute of Electrical and Electronics Engineers Inc., 1999. p. 153-156 884828.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Fahmy, HAH & Kiehl, R 1999, Complete logic family using tunneling-phase-logic devices. in Proceedings of the International Conference on Microelectronics, ICM. vol. 2000-January, 884828, Institute of Electrical and Electronics Engineers Inc., pp. 153-156, 11th International Conference on Microelectronics, ICM 1999, Kuwait City, Kuwait, 11/22/99. https://doi.org/10.1109/ICM.2000.884828
Fahmy HAH, Kiehl R. Complete logic family using tunneling-phase-logic devices. In Proceedings of the International Conference on Microelectronics, ICM. Vol. 2000-January. Institute of Electrical and Electronics Engineers Inc. 1999. p. 153-156. 884828 https://doi.org/10.1109/ICM.2000.884828
Fahmy, H. A H ; Kiehl, Richard. / Complete logic family using tunneling-phase-logic devices. Proceedings of the International Conference on Microelectronics, ICM. Vol. 2000-January Institute of Electrical and Electronics Engineers Inc., 1999. pp. 153-156
@inproceedings{2425a17bba2a4c73adecffe382f37bc6,
title = "Complete logic family using tunneling-phase-logic devices",
abstract = "This paper presents the work done to develop and characterize the behavior of binary tunneling phase logic (TPL) devices. Three input NAND, NOR and MINORITY functions are demonstrated using a single TPL element. The fan-out of the gates is discussed as well as the loading effects of multiple gates in cascade. Stable regions of operation are reported and future research possibilities are explored.",
keywords = "Capacitance, Clocks, CMOS logic circuits, Digital circuits, Electrons, Frequency, Logic circuits, Logic devices, Tunneling, Voltage",
author = "Fahmy, {H. A H} and Richard Kiehl",
year = "1999",
doi = "10.1109/ICM.2000.884828",
language = "English (US)",
isbn = "0780366433",
volume = "2000-January",
pages = "153--156",
booktitle = "Proceedings of the International Conference on Microelectronics, ICM",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Complete logic family using tunneling-phase-logic devices

AU - Fahmy, H. A H

AU - Kiehl, Richard

PY - 1999

Y1 - 1999

N2 - This paper presents the work done to develop and characterize the behavior of binary tunneling phase logic (TPL) devices. Three input NAND, NOR and MINORITY functions are demonstrated using a single TPL element. The fan-out of the gates is discussed as well as the loading effects of multiple gates in cascade. Stable regions of operation are reported and future research possibilities are explored.

AB - This paper presents the work done to develop and characterize the behavior of binary tunneling phase logic (TPL) devices. Three input NAND, NOR and MINORITY functions are demonstrated using a single TPL element. The fan-out of the gates is discussed as well as the loading effects of multiple gates in cascade. Stable regions of operation are reported and future research possibilities are explored.

KW - Capacitance

KW - Clocks

KW - CMOS logic circuits

KW - Digital circuits

KW - Electrons

KW - Frequency

KW - Logic circuits

KW - Logic devices

KW - Tunneling

KW - Voltage

UR - http://www.scopus.com/inward/record.url?scp=77952376207&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77952376207&partnerID=8YFLogxK

U2 - 10.1109/ICM.2000.884828

DO - 10.1109/ICM.2000.884828

M3 - Conference contribution

AN - SCOPUS:77952376207

SN - 0780366433

VL - 2000-January

SP - 153

EP - 156

BT - Proceedings of the International Conference on Microelectronics, ICM

PB - Institute of Electrical and Electronics Engineers Inc.

ER -