Compiler-in-the-loop design space exploration framework for energy reduction in horizontally partitioned cache architectures

Aviral Shrivastava, Ilya Issenin, Nikil Dutt, Sanghyun Park, Yunheung Paek

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

Horizontally partitioned caches (HPCs) are a power-efficient architectural feature in which the processor maintains two or more data caches at the same level of hierarchy.HPCs help reduce cache pollution and thereby improve performance. Consequently, most previous research has focused on exploiting HPCs to improve performance and achieve energy reduction only as a byproduct of performance improvement. However, with energy consumption becoming the first class design constraint, there is an increasing need for compilation techniques aimed at energy reduction itself. This paper proposes and explores several low-complexity algorithms aimed at reducing the energy consumption. Acknowledging that the compiler has a significant impact on the energy consumption of the HPCs, Compiler-in-the-Loop Design Space Exploration methodologies are also presented to carefully choose the HPC parameters that result in minimum energy consumption for the application.

Original languageEnglish (US)
Pages (from-to)461-465
Number of pages5
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume28
Issue number1
StatePublished - Jan 2009

Fingerprint

Energy utilization
Byproducts
Pollution

Keywords

  • Compiler
  • Design space exploration (DSE)
  • Energy reduction
  • Horizontally partitioned cache (HPC)
  • Minicache
  • Split cache

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Software

Cite this

Compiler-in-the-loop design space exploration framework for energy reduction in horizontally partitioned cache architectures. / Shrivastava, Aviral; Issenin, Ilya; Dutt, Nikil; Park, Sanghyun; Paek, Yunheung.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 28, No. 1, 01.2009, p. 461-465.

Research output: Contribution to journalArticle

@article{7cf88df773c6406fb607921e6829e7c6,
title = "Compiler-in-the-loop design space exploration framework for energy reduction in horizontally partitioned cache architectures",
abstract = "Horizontally partitioned caches (HPCs) are a power-efficient architectural feature in which the processor maintains two or more data caches at the same level of hierarchy.HPCs help reduce cache pollution and thereby improve performance. Consequently, most previous research has focused on exploiting HPCs to improve performance and achieve energy reduction only as a byproduct of performance improvement. However, with energy consumption becoming the first class design constraint, there is an increasing need for compilation techniques aimed at energy reduction itself. This paper proposes and explores several low-complexity algorithms aimed at reducing the energy consumption. Acknowledging that the compiler has a significant impact on the energy consumption of the HPCs, Compiler-in-the-Loop Design Space Exploration methodologies are also presented to carefully choose the HPC parameters that result in minimum energy consumption for the application.",
keywords = "Compiler, Design space exploration (DSE), Energy reduction, Horizontally partitioned cache (HPC), Minicache, Split cache",
author = "Aviral Shrivastava and Ilya Issenin and Nikil Dutt and Sanghyun Park and Yunheung Paek",
year = "2009",
month = "1",
language = "English (US)",
volume = "28",
pages = "461--465",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - Compiler-in-the-loop design space exploration framework for energy reduction in horizontally partitioned cache architectures

AU - Shrivastava, Aviral

AU - Issenin, Ilya

AU - Dutt, Nikil

AU - Park, Sanghyun

AU - Paek, Yunheung

PY - 2009/1

Y1 - 2009/1

N2 - Horizontally partitioned caches (HPCs) are a power-efficient architectural feature in which the processor maintains two or more data caches at the same level of hierarchy.HPCs help reduce cache pollution and thereby improve performance. Consequently, most previous research has focused on exploiting HPCs to improve performance and achieve energy reduction only as a byproduct of performance improvement. However, with energy consumption becoming the first class design constraint, there is an increasing need for compilation techniques aimed at energy reduction itself. This paper proposes and explores several low-complexity algorithms aimed at reducing the energy consumption. Acknowledging that the compiler has a significant impact on the energy consumption of the HPCs, Compiler-in-the-Loop Design Space Exploration methodologies are also presented to carefully choose the HPC parameters that result in minimum energy consumption for the application.

AB - Horizontally partitioned caches (HPCs) are a power-efficient architectural feature in which the processor maintains two or more data caches at the same level of hierarchy.HPCs help reduce cache pollution and thereby improve performance. Consequently, most previous research has focused on exploiting HPCs to improve performance and achieve energy reduction only as a byproduct of performance improvement. However, with energy consumption becoming the first class design constraint, there is an increasing need for compilation techniques aimed at energy reduction itself. This paper proposes and explores several low-complexity algorithms aimed at reducing the energy consumption. Acknowledging that the compiler has a significant impact on the energy consumption of the HPCs, Compiler-in-the-Loop Design Space Exploration methodologies are also presented to carefully choose the HPC parameters that result in minimum energy consumption for the application.

KW - Compiler

KW - Design space exploration (DSE)

KW - Energy reduction

KW - Horizontally partitioned cache (HPC)

KW - Minicache

KW - Split cache

UR - http://www.scopus.com/inward/record.url?scp=77955225858&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77955225858&partnerID=8YFLogxK

M3 - Article

VL - 28

SP - 461

EP - 465

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 1

ER -