Compilation techniques for energy reduction in horizontally partitioned cache architectures

Aviral Shrivastava, Ilya Issenin, Nikil Dutt

Research output: Chapter in Book/Report/Conference proceedingConference contribution

36 Scopus citations

Abstract

Horizontally partitioned data caches are a popular architectural feature in which the processor maintains two or more data caches at the same level of hierarchy. Horizontally partitioned caches help reduce cache pollution and thereby improve performance. Consequently most previous research has focused on exploiting horizontally partitioned data caches to improve performance, and achieve energy reduction only as a byproduct of performance improvement. In constrast, in this paper we show that optimizing for performance trades-off several opportunities for energy reduction. Our experiments on a HP iPAQ h4300-like memory subsystem demonstrate that optimizing for energy consumption results in up to 127% less memory subsystem energy consumption than the performance optimal solution. Furthermore, we show that energy optimal solution incurs on average only 1.7% performance penalty. Therefore, with energy consumption becoming a first class design constraint, there is a need for compilation techniques aimed at energy reduction. To achieve aforementioned energy savings we propose and explore several low-complexity algorithms aimed at reducing the energy consumption and show that very simple greedy heuristics achieve 97% of the possible memory subsystem energy savings.

Original languageEnglish (US)
Title of host publicationCASES 2005
Subtitle of host publicationInternational Conference on Compilers, Architecture, and Synthesis for Embedded Systems
PublisherAssociation for Computing Machinery (ACM)
Pages90-96
Number of pages7
ISBN (Print)159593149X, 9781595931498
DOIs
StatePublished - Jan 1 2005
Externally publishedYes
EventCASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems - San Francisco, CA, United States
Duration: Sep 24 2005Sep 27 2005

Publication series

NameCASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Other

OtherCASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems
CountryUnited States
CitySan Francisco, CA
Period9/24/059/27/05

Keywords

  • Compiler
  • Data cache
  • Energy
  • Horizontally-partitioned cache
  • Mini-cache
  • Split cache
  • XScale

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'Compilation techniques for energy reduction in horizontally partitioned cache architectures'. Together they form a unique fingerprint.

  • Cite this

    Shrivastava, A., Issenin, I., & Dutt, N. (2005). Compilation techniques for energy reduction in horizontally partitioned cache architectures. In CASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (pp. 90-96). (CASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems). Association for Computing Machinery (ACM). https://doi.org/10.1145/1086297.1086310