Compact models of emerging devices

Chi Shuen Lee, Shimeng Yu, Ximeng Guan, Jieying Luo, Lan Wei, H. S Philip Wong

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Compact modeling of resistive switching memory (RRAM) and carbon nanotube field-effect transistor (CNFET) are presented. The models are suitable for exploration of device design space, assessment of device performance at the circuit level. Optimization of the CNFET device structure to minimize the gate delay is presented as a demonstration of the model's capability. Simulation of neuromorphic computation system is an example application of the RRAM model. The models can be used to perform advance explorations of circuits and sub-systems of emerging devices prior to the availability of reliable, high-yielding fabrication processes for the emerging devices.

Original languageEnglish (US)
Title of host publication2013 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2013
DOIs
StatePublished - 2013
Externally publishedYes
Event2013 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2013 - Hong Kong, Hong Kong
Duration: Jun 3 2013Jun 5 2013

Other

Other2013 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2013
CountryHong Kong
CityHong Kong
Period6/3/136/5/13

Fingerprint

Carbon nanotube field effect transistors
Networks (circuits)
Demonstrations
Availability
Data storage equipment
Fabrication
RRAM

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Lee, C. S., Yu, S., Guan, X., Luo, J., Wei, L., & Wong, H. S. P. (2013). Compact models of emerging devices. In 2013 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2013 [6628197] https://doi.org/10.1109/EDSSC.2013.6628197

Compact models of emerging devices. / Lee, Chi Shuen; Yu, Shimeng; Guan, Ximeng; Luo, Jieying; Wei, Lan; Wong, H. S Philip.

2013 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2013. 2013. 6628197.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lee, CS, Yu, S, Guan, X, Luo, J, Wei, L & Wong, HSP 2013, Compact models of emerging devices. in 2013 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2013., 6628197, 2013 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2013, Hong Kong, Hong Kong, 6/3/13. https://doi.org/10.1109/EDSSC.2013.6628197
Lee CS, Yu S, Guan X, Luo J, Wei L, Wong HSP. Compact models of emerging devices. In 2013 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2013. 2013. 6628197 https://doi.org/10.1109/EDSSC.2013.6628197
Lee, Chi Shuen ; Yu, Shimeng ; Guan, Ximeng ; Luo, Jieying ; Wei, Lan ; Wong, H. S Philip. / Compact models of emerging devices. 2013 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2013. 2013.
@inproceedings{0f53ce4b0e2c44feb995ccc36419fcc0,
title = "Compact models of emerging devices",
abstract = "Compact modeling of resistive switching memory (RRAM) and carbon nanotube field-effect transistor (CNFET) are presented. The models are suitable for exploration of device design space, assessment of device performance at the circuit level. Optimization of the CNFET device structure to minimize the gate delay is presented as a demonstration of the model's capability. Simulation of neuromorphic computation system is an example application of the RRAM model. The models can be used to perform advance explorations of circuits and sub-systems of emerging devices prior to the availability of reliable, high-yielding fabrication processes for the emerging devices.",
author = "Lee, {Chi Shuen} and Shimeng Yu and Ximeng Guan and Jieying Luo and Lan Wei and Wong, {H. S Philip}",
year = "2013",
doi = "10.1109/EDSSC.2013.6628197",
language = "English (US)",
isbn = "9781467325233",
booktitle = "2013 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2013",

}

TY - GEN

T1 - Compact models of emerging devices

AU - Lee, Chi Shuen

AU - Yu, Shimeng

AU - Guan, Ximeng

AU - Luo, Jieying

AU - Wei, Lan

AU - Wong, H. S Philip

PY - 2013

Y1 - 2013

N2 - Compact modeling of resistive switching memory (RRAM) and carbon nanotube field-effect transistor (CNFET) are presented. The models are suitable for exploration of device design space, assessment of device performance at the circuit level. Optimization of the CNFET device structure to minimize the gate delay is presented as a demonstration of the model's capability. Simulation of neuromorphic computation system is an example application of the RRAM model. The models can be used to perform advance explorations of circuits and sub-systems of emerging devices prior to the availability of reliable, high-yielding fabrication processes for the emerging devices.

AB - Compact modeling of resistive switching memory (RRAM) and carbon nanotube field-effect transistor (CNFET) are presented. The models are suitable for exploration of device design space, assessment of device performance at the circuit level. Optimization of the CNFET device structure to minimize the gate delay is presented as a demonstration of the model's capability. Simulation of neuromorphic computation system is an example application of the RRAM model. The models can be used to perform advance explorations of circuits and sub-systems of emerging devices prior to the availability of reliable, high-yielding fabrication processes for the emerging devices.

UR - http://www.scopus.com/inward/record.url?scp=84890467376&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84890467376&partnerID=8YFLogxK

U2 - 10.1109/EDSSC.2013.6628197

DO - 10.1109/EDSSC.2013.6628197

M3 - Conference contribution

AN - SCOPUS:84890467376

SN - 9781467325233

BT - 2013 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2013

ER -